mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-09 17:31:59 +00:00
Code Activity
yosys/tests/verilog
History
Krystine Sherwin 1248af1e02
Tests: Prefer single quotes for regex 
Replaces double quotes on problematic regex strings (mostly ones that have escape sequences that are easier to preserve in single quotes).  Necessitates also changing single quotes to `.`, i.e match any.
For some (mostly ones that only have a single escaped character, or were using `\.` to match a literal fullstop) keep the double quotes and fix the regex instead.
2025-10-06 14:22:33 +13:00
..
.gitignore Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
absurd_width.ys verilog: impose limit on maximum expression width 2021-03-04 15:20:52 -05:00
absurd_width_const.ys verilog: impose limit on maximum expression width 2021-03-04 15:20:52 -05:00
always_comb_latch_1.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
always_comb_latch_2.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
always_comb_latch_3.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
always_comb_latch_4.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
always_comb_nolatch_1.ys sv: auto add nosync to certain always_comb local vars 2022-01-07 22:53:22 -07:00
always_comb_nolatch_2.ys sv: auto add nosync to certain always_comb local vars 2022-01-07 22:53:22 -07:00
always_comb_nolatch_3.ys sv: auto add nosync to certain always_comb local vars 2022-01-07 22:53:22 -07:00
always_comb_nolatch_4.ys sv: auto add nosync to certain always_comb local vars 2022-01-07 22:53:22 -07:00
always_comb_nolatch_5.ys sv: fix always_comb auto nosync for nested and function blocks 2022-04-05 14:43:48 -06:00
always_comb_nolatch_6.ys sv: fix always_comb auto nosync for nested and function blocks 2022-04-05 14:43:48 -06:00
asgn_expr.sv fix width of post-increment/decrement expressions 2023-09-18 23:46:06 -04:00
asgn_expr.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
asgn_expr_not_proc_1.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
asgn_expr_not_proc_2.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
asgn_expr_not_proc_3.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
asgn_expr_not_proc_4.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
asgn_expr_not_proc_5.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
asgn_expr_not_sv_1.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
asgn_expr_not_sv_2.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
asgn_expr_not_sv_3.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
asgn_expr_not_sv_4.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
assign_to_reg.ys Remove references to ilang 2024-11-05 12:36:31 +13:00
atom_type_signedness.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
block_end_label_only.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
block_end_label_wrong.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
block_labels.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
bug656.v verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
bug656.ys verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
bug2037.ys test: add attribute-before-stmt test from @nakengelhardt 2020-05-25 07:36:53 -07:00
bug2042-sv.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
bug2042.ys tests: update/extend task argument tests 2020-05-13 10:11:45 -07:00
bug2493.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
bug4785.ys simplify: Skip AST_PRIMITIVE in AST_CELLARRAY 2025-03-25 12:15:54 +13:00
conflict_assert.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
conflict_cell_memory.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
conflict_interface_port.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
conflict_memory_wire.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
conflict_pwire.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
conflict_wire_memory.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
const_arst.ys add tests 2020-09-28 18:16:08 +02:00
const_sr.ys add tests 2020-09-28 18:16:08 +02:00
constparser_f.ys fixup! const2ast: add diagnostics tests 2025-06-16 22:50:31 +02:00
constparser_f_file.sv const2ast: add diagnostics tests 2025-06-16 21:48:12 +02:00
constparser_f_file.ys const2ast: add diagnostics tests 2025-06-16 21:48:12 +02:00
constparser_g.ys const2ast: add diagnostics tests 2025-06-16 21:48:12 +02:00
delay_mintypmax.ys Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and turn-off (#2566) 2021-02-24 15:48:15 -05:00
delay_risefall.ys Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and turn-off (#2566) 2021-02-24 15:48:15 -05:00
delay_time_scale.ys verilog: support for time scale delay values 2022-02-14 15:58:31 +01:00
doubleslash.ys fixup verilog doubleslash test 2022-01-03 08:17:46 -07:00
dynamic_range_lhs.sh Include x bits in test of lhs dynamic part-select 2024-01-10 20:28:36 +01:00
dynamic_range_lhs.v Include x bits in test of lhs dynamic part-select 2024-01-10 20:28:36 +01:00
fcall_smoke.ys simplify: add smoke test for system function calls 2025-08-12 12:59:31 +02:00
for_decl_no_init.ys sv: support declaration in procedural for initialization 2021-08-30 15:19:21 -06:00
for_decl_no_sv.ys sv: support declaration in procedural for initialization 2021-08-30 15:19:21 -06:00
for_decl_shadow.sv sv: support declaration in procedural for initialization 2021-08-30 15:19:21 -06:00
for_decl_shadow.ys sv: support declaration in procedural for initialization 2021-08-30 15:19:21 -06:00
func_arg_mismatch_1.ys verilog: fix sizing of constant args for tasks/functions 2021-02-21 15:44:43 -05:00
func_arg_mismatch_2.ys verilog: fix sizing of constant args for tasks/functions 2021-02-21 15:44:43 -05:00
func_arg_mismatch_3.ys verilog: fix sizing of constant args for tasks/functions 2021-02-21 15:44:43 -05:00
func_arg_mismatch_4.ys verilog: fix sizing of constant args for tasks/functions 2021-02-21 15:44:43 -05:00
func_task_arg_copying.ys tests: add tests for task/function argument input/output copying 2025-05-31 01:21:06 +01:00
func_tern_hint.sv verilog: fix width/sign detection for functions 2022-05-30 16:45:39 -04:00
func_tern_hint.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
func_typename_ret.sv sv: allow typenames as function return types 2021-03-19 12:08:43 -04:00
func_typename_ret.ys sv: allow typenames as function return types 2021-03-19 12:08:43 -04:00
func_upto.sv verilog: fix const func eval with upto variables 2022-02-11 21:01:51 +01:00
func_upto.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
gen_block_end_label_only.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
gen_block_end_label_wrong.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
genblk_case.v verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
genblk_case.ys verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
genblk_port_decl.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
genfor_decl_no_init.ys sv: support declaration in generate for initialization 2021-08-31 12:34:55 -06:00
genfor_decl_no_sv.ys sv: support declaration in generate for initialization 2021-08-31 12:34:55 -06:00
genvar_loop_decl_1.sv sv: support declaration in generate for initialization 2021-08-31 12:34:55 -06:00
genvar_loop_decl_1.ys sv: support declaration in generate for initialization 2021-08-31 12:34:55 -06:00
genvar_loop_decl_2.sv sv: support declaration in generate for initialization 2021-08-31 12:34:55 -06:00
genvar_loop_decl_2.ys sv: support declaration in generate for initialization 2021-08-31 12:34:55 -06:00
genvar_loop_decl_3.sv sv: support declaration in generate for initialization 2021-08-31 12:34:55 -06:00
genvar_loop_decl_3.ys sv: support declaration in generate for initialization 2021-08-31 12:34:55 -06:00
global_parameter.ys verilog: disallow overriding global parameters 2021-03-11 12:36:51 -05:00
hidden_decl.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
ifdef_nest.ys preproc: test coverage for #2712 2021-03-30 12:23:18 -04:00
ifdef_unterminated.ys preproc: test coverage for #2712 2021-03-30 12:23:18 -04:00
incdec.ys tests: add tests for verilog pre/post increment/decrement in expressions 2025-05-30 14:38:25 +01:00
include_self.v verilog: fix handling of nested ifdef directives 2021-03-01 12:28:33 -05:00
include_self.ys verilog: fix handling of nested ifdef directives 2021-03-01 12:28:33 -05:00
int_types.sv sv: extended support for integer types 2021-02-28 16:31:56 -05:00
int_types.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
localparam_no_default_1.ys sv: support for parameters without default values 2021-03-02 10:43:53 -05:00
localparam_no_default_2.ys sv: support for parameters without default values 2021-03-02 10:43:53 -05:00
macro_arg_tromp.sv verilog: save and restore overwritten macro arguments 2021-07-28 21:52:16 -04:00
macro_arg_tromp.ys verilog: save and restore overwritten macro arguments 2021-07-28 21:52:16 -04:00
macro_unapplied.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
macro_unapplied_newline.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
mem_bounds.sv mem2reg: tolerate out of bounds constant accesses 2021-06-08 15:02:57 -04:00
mem_bounds.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
module_end_label.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
net_types.sv sv: support wand and wor of data types 2021-09-21 14:52:28 -04:00
net_types.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
package_end_label.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
package_import_separate.sv use more standard naming conventions 2025-08-06 15:39:30 -04:00
package_import_separate.ys add newline - whitespace 2025-08-06 19:00:11 -04:00
package_import_separate_module.sv use more standard naming conventions 2025-08-06 15:39:30 -04:00
package_task_func.sv sv: support tasks and functions within packages 2021-06-01 13:17:41 -04:00
package_task_func.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
param_default.ys tests: Add default param test file 2025-05-05 10:18:52 +12:00
param_int_types.sv sv: extended support for integer types 2021-02-28 16:31:56 -05:00
param_int_types.ys sv: extended support for integer types 2021-02-28 16:31:56 -05:00
param_no_default.sv sv: support for parameters without default values 2021-03-02 10:43:53 -05:00
param_no_default.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
param_no_default_not_svmode.ys sv: support for parameters without default values 2021-03-02 10:43:53 -05:00
param_no_default_unbound_1.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
param_no_default_unbound_2.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
param_no_default_unbound_3.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
param_no_default_unbound_4.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
param_no_default_unbound_5.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
parameters_across_files.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
past_signedness.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
port_int_types.sv verilog: fix sizing of ports with int types in module headers 2021-03-01 13:39:05 -05:00
port_int_types.ys verilog: fix sizing of ports with int types in module headers 2021-03-01 13:39:05 -05:00
prefix.sv verilog: fix multiple AST_PREFIX scope resolution issues 2021-09-21 12:10:59 -04:00
prefix.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
priority_if_enc.ys Add semantic test cases for SystemVerilog priority/unique/unique0 "if". 2025-05-24 08:44:04 -06:00
roundtrip_proc.ys Test roundtripping some processes to Verilog and back 2024-01-24 16:32:25 +00:00
run-test.sh test: restore verific handling, nicer naming 2024-12-13 10:24:47 +01:00
sbvector.ys verific: support single_bit_vector 2025-05-12 13:23:29 +02:00
sign_array_query.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
size_cast.sv Added cast to type support (#4284) 2024-09-29 17:03:01 -04:00
size_cast.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
specify-ifnone.ys Add state_dependent_path_declaration so that ifnone can be parsed 2025-09-09 13:04:52 +02:00
string-literals.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00
struct_access.sv Fix access to whole sub-structs (#3086) 2022-02-14 14:34:20 +01:00
struct_access.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
sva-in-case-expr.ys verilog: test cases that look like SVA labels #862 2025-09-05 12:34:38 +02:00
task_attr.ys sv: support assignments within expressions 2023-09-05 22:27:55 -04:00
typedef_across_files.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
typedef_const_shadow.sv Add test for typenames using constants shadowed later on 2023-02-12 17:03:37 -05:00
typedef_const_shadow.ys Add test for typenames using constants shadowed later on 2023-02-12 17:03:37 -05:00
typedef_legacy_conflict.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
unbased_unsized.sv sv: fix some edge cases for unbased unsized literals 2021-03-06 15:20:34 -05:00
unbased_unsized.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
unbased_unsized_shift.sv verilog: Fix const eval of unbased unsized constants 2023-04-20 12:12:50 +02:00
unbased_unsized_shift.ys tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
unbased_unsized_tern.sv verilog: use derived module info to elaborate cell connections 2021-10-25 18:25:50 -07:00
unbased_unsized_tern.ys verilog: use derived module info to elaborate cell connections 2021-10-25 18:25:50 -07:00
unique0_if_enc.ys Add semantic test cases for SystemVerilog priority/unique/unique0 "if". 2025-05-24 08:44:04 -06:00
unique_if.ys Accept (and ignore) SystemVerilog unique/priority if. 2025-05-22 19:28:28 -06:00
unique_if_else.ys Accept (and ignore) SystemVerilog unique/priority if. 2025-05-22 19:28:28 -06:00
unique_if_else_begin.ys Accept (and ignore) SystemVerilog unique/priority if. 2025-05-22 19:28:28 -06:00
unique_if_enc.ys Add semantic test cases for SystemVerilog priority/unique/unique0 "if". 2025-05-24 08:44:04 -06:00
unique_priority_case.ys tests: add cases covering full_case and parallel_case semantics 2025-05-29 20:45:57 -06:00
unique_priority_if.ys tests: add cases covering full_case and parallel_case semantics 2025-05-29 20:45:57 -06:00
unmatched_else.ys verilog: fix handling of nested ifdef directives 2021-03-01 12:28:33 -05:00
unmatched_elsif.ys verilog: fix handling of nested ifdef directives 2021-03-01 12:28:33 -05:00
unmatched_endif.ys verilog: fix handling of nested ifdef directives 2021-03-01 12:28:33 -05:00
unmatched_endif_2.ys preproc: test coverage for #2712 2021-03-30 12:23:18 -04:00
unnamed_block.ys verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
unnamed_genblk.sv verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
unnamed_genblk.ys verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
unreachable_case_sign.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
upto.ys techlibs/common: more robustness when *_WIDTH = 0 2020-05-05 08:01:27 -07:00
void_func.ys verilog: Support void functions 2023-03-20 12:52:46 +01:00
wire_and_var.sv sv: fix support wire and var data type modifiers 2021-01-20 09:16:21 -07:00
wire_and_var.ys Tests: Prefer single quotes for regex 2025-10-06 14:22:33 +13:00