mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-09 09:21:58 +00:00
1248af1e02
Replaces double quotes on problematic regex strings (mostly ones that have escape sequences that are easier to preserve in single quotes). Necessitates also changing single quotes to `.`, i.e match any. For some (mostly ones that only have a single escaped character, or were using `\.` to match a literal fullstop) keep the double quotes and fix the regex instead.
17 lines
350 B
Text
17 lines
350 B
Text
logger -expect error 'Cannot add interface port `\\i. because a signal with the same name was already created' 1
|
|
read_verilog -sv <<EOT
|
|
interface intf;
|
|
logic x;
|
|
assign x = 1;
|
|
modport m(input x);
|
|
endinterface
|
|
module mod(intf.m i);
|
|
wire x;
|
|
assign x = i.x;
|
|
wire i;
|
|
endmodule
|
|
module top;
|
|
intf i();
|
|
mod m(i);
|
|
endmodule
|
|
EOT
|