mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity
2713 commits 99 branches 53 tags 46 MiB
Commit graph

2713 commits

This branch
This branch
All branches
Author SHA1 Message Date
Clifford Wolf
b1d6f05fa2 Fixed performance bug in proc_dlatch 2016-04-24 19:29:56 +02:00
Clifford Wolf
9aa4b3309c Added "yosys -D ALL" 2016-04-24 17:12:34 +02:00
Clifford Wolf
09ffebb995 Added "prep -flatten" and "synth -flatten" 2016-04-24 00:48:33 +02:00
Clifford Wolf
77aa2031e7 Converted "prep" to ScriptPass 2016-04-24 00:48:06 +02:00
Clifford Wolf
096c25d29d Improvements in greenpak4 shreg mapping 2016-04-23 23:10:13 +02:00
Clifford Wolf
c9c5192cd6 Run clean after splitnets in synth_greenpak4 2016-04-23 23:09:45 +02:00
Andrew Zonenberg
7f16784f3c Merge https://github.com/cliffordwolf/yosys 2016-04-23 12:22:08 -07:00
Clifford Wolf
e13c66122e Added "shregmap -zinit" for greenpak4 tech 2016-04-23 20:20:21 +02:00
Andrew Zonenberg
421b0d715c Merge https://github.com/cliffordwolf/yosys 2016-04-23 10:18:15 -07:00
Clifford Wolf
34195f281f Merge https://github.com/azonenberg/yosys 2016-04-23 10:33:32 +02:00
Clifford Wolf
f85cfa5666 Added "shregmap" to synth_greenpak4 2016-04-23 10:31:19 +02:00
Clifford Wolf
a24021ea20 Converted synth_greenpak4 to ScriptPass 2016-04-23 10:27:33 +02:00
Andrew Zonenberg
2849fd486e Fixed typo in help text 2016-04-22 23:01:39 -07:00
Andrew Zonenberg
0cbe70eaa4 Fixed typo 2016-04-22 19:08:19 -07:00
Andrew Zonenberg
ab11f2aa70 Merge https://github.com/cliffordwolf/yosys 2016-04-22 19:07:55 -07:00
Clifford Wolf
7311be4028 Added "shregmap -tech greenpak4" 2016-04-22 19:42:08 +02:00
Clifford Wolf
779e2cc819 Added support for "active high" and "active low" latches in BLIF front-end 2016-04-22 18:02:55 +02:00
Clifford Wolf
60ac1bd178 Added support for "active high" and "active low" latches in BLIF back-end 2016-04-22 18:00:46 +02:00
Clifford Wolf
965b0d59b5 More flexible handling of initialization values 2016-04-22 12:13:06 +02:00
Clifford Wolf
0bc95f1e04 Added "yosys -D" feature 2016-04-21 23:28:37 +02:00
Clifford Wolf
1565d1af69 Fixed performance bug in "share" pass 2016-04-21 19:47:25 +02:00
Clifford Wolf
5a09fa4553 Fixed handling of parameters and const functions in casex/casez pattern 2016-04-21 15:31:54 +02:00
Clifford Wolf
f38ca3e18f Improvements in opt_expr 2016-04-21 14:23:04 +02:00
Clifford Wolf
1761d08dd2 Bugfix and improvements in memory_share 2016-04-21 14:22:58 +02:00
Andrew Zonenberg
d90c1e9522 Added GP_VREF cell 2016-04-20 20:48:19 -07:00
Clifford Wolf
bf64974d43 Merge pull request #149 from azonenberg/master 
GP_RCOSC and GP_SHREG cells plus some cleanup
 2016-04-19 10:37:04 +02:00
Andrew Zonenberg
8c9ac5db7b Merge https://github.com/cliffordwolf/yosys 2016-04-18 19:22:52 -07:00
Clifford Wolf
f1fa757d0e Added "shregmap -params" 2016-04-18 11:58:21 +02:00
Clifford Wolf
525651c8f6 Added "shregmap -zinit" and "shregmap -init" 2016-04-18 11:44:10 +02:00
Andrew Zonenberg
b2c36f6136 Merge https://github.com/cliffordwolf/yosys 2016-04-17 08:15:34 -07:00
Clifford Wolf
ce7c980ec7 Improvements in "shregmap" 2016-04-17 15:37:22 +02:00
Andrew Zonenberg
be570712d8 Merge https://github.com/cliffordwolf/yosys 2016-04-16 15:14:32 -07:00
Clifford Wolf
de647a390c Added "shregmap" pass 2016-04-16 23:20:49 +02:00
Clifford Wolf
fbdb8e7b3e Fixed copy&paste error in log message in lut2mux 2016-04-16 23:20:34 +02:00
Clifford Wolf
a07f893a5f Minor hashlib bugfix 2016-04-16 23:20:11 +02:00
Andrew Zonenberg
d0aaf8d262 Added GP_SHREG cell 2016-04-13 23:13:51 -07:00
Andrew Zonenberg
cdefa60367 Refactoring: alphabetized cells_sim 2016-04-13 23:13:39 -07:00
Andrew Zonenberg
f1679936fe Fixed missing semicolon 2016-04-09 01:18:02 -07:00
Andrew Zonenberg
c1b8d3b580 Merge https://github.com/cliffordwolf/yosys 2016-04-09 01:17:24 -07:00
Andrew Zonenberg
58d8715681 Added GP_RCOSC cell 2016-04-09 01:17:13 -07:00
Clifford Wolf
3d9ff912c2 Merge pull request #147 from azonenberg/master 
Added GP_BANDGAP, GP_POR, GP_RINGOSC primitives
 2016-04-08 11:58:40 +02:00
Andrew Zonenberg
01a5f71187 Fixed assertion failure for non-inferrable counters in some cases 2016-04-06 23:42:22 -07:00
Andrew Zonenberg
48c10d90f4 Added second divider to GP_RINGOSC 2016-04-06 23:10:34 -07:00
Andrew Zonenberg
1df559c706 Added GP_RINGOSC primitive 2016-04-06 22:40:25 -07:00
Andrew Zonenberg
f6a0f2cf73 Merge https://github.com/cliffordwolf/yosys 2016-04-06 22:31:22 -07:00
Clifford Wolf
ace462237f Hashlib indenting fix 2016-04-05 13:25:23 +02:00
Clifford Wolf
38245b6733 Added msan origins tracking 2016-04-05 13:25:05 +02:00
Clifford Wolf
6041f780c3 Prefer noninverting FFs in dfflibmap 2016-04-05 12:51:04 +02:00
Clifford Wolf
eaac5bfbc7 Improved formatting of "sat" output tables 2016-04-05 08:26:10 +02:00
Clifford Wolf
3920bf58d0 Fixed some typos 2016-04-05 08:18:21 +02:00