9084 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Eddie Hung	53817b8575	Use new port/param overload in pmg	2019-09-20 14:21:22 -07:00
Eddie Hung	d122083a11	Output pattern matcher items as log_debug()	2019-09-20 12:42:28 -07:00
Eddie Hung	95644b00cb	OPMODE is port not param	2019-09-20 12:37:29 -07:00
Eddie Hung	3fb839e255	Merge remote-tracking branch 'origin/master' into xc7dsp	2019-09-20 12:21:36 -07:00
Eddie Hung	eb597431f0	Do not run xilinx_dsp_cascadeAB for now	2019-09-20 12:18:37 -07:00
Eddie Hung	0bca366bcd	WIP for xiinx_dsp_cascadeAB	2019-09-20 12:07:14 -07:00
Eddie Hung	b0ad2592be	Run until convergence	2019-09-20 12:04:16 -07:00
Eddie Hung	1b892ca1be	Cleanup ice40_dsp.pmg	2019-09-20 12:03:45 -07:00
Eddie Hung	d88903e610	Cleanup xilinx_dsp	2019-09-20 12:03:25 -07:00
Eddie Hung	1809f463fb	More exceptions	2019-09-20 12:03:10 -07:00
Eddie Hung	ab46d9017b	Fix signedness bug	2019-09-20 10:11:36 -07:00
Eddie Hung	70c5444b25	Update doc	2019-09-20 10:07:54 -07:00
Eddie Hung	ed187ef1cf	Add a xilinx_dsp_cascade matcher for PCIN -> PCOUT	2019-09-20 10:00:09 -07:00
Eddie Hung	1844498c5f	Add an overload for port/param with default value	2019-09-20 09:59:42 -07:00
Eddie Hung	289cf688b7	Re-add DSP_A_MINWIDTH, remove unnec. opt_expr -fine from synth_ice40	2019-09-20 09:02:29 -07:00
Eddie Hung	829e4f5d2c	Revert "Move mul2dsp before wreduce" ... This reverts commit e4f4f6a9d5.	2019-09-20 08:56:16 -07:00
Eddie Hung	e4f4f6a9d5	Move mul2dsp before wreduce	2019-09-20 08:41:40 -07:00
Eddie Hung	a0d3ecf8c6	Small cleanup	2019-09-20 08:41:28 -07:00
Clifford Wolf	f3781f98db	Merge pull request #1386 from YosysHQ/clifford/fix1360 ... Fix handling of read_verilog config in AstModule::reprocess_module()	2019-09-20 13:30:28 +02:00
Clifford Wolf	8da0888bf6	Fix handling of read_verilog config in AstModule::reprocess_module(), fixes #1360 ... Signed-off-by: Clifford Wolf <clifford@clifford.at>	2019-09-20 12:16:20 +02:00
Clifford Wolf	c072e00a39	Update CHANGELOG ... Signed-off-by: Clifford Wolf <clifford@clifford.at>	2019-09-20 10:28:20 +02:00
Clifford Wolf	1f64b34c64	Add "add -mod" ... Signed-off-by: Clifford Wolf <clifford@clifford.at>	2019-09-20 10:27:17 +02:00
Clifford Wolf	db17833a5f	Merge pull request #1384 from YosysHQ/clifford/fix1381 ... Add techmap_autopurge attribute	2019-09-20 09:58:42 +02:00
Eddie Hung	8cfcaf108e	Disable support for SB_MAC16 reset since it is async	2019-09-19 22:48:57 -07:00
Eddie Hung	a59f80834f	SB_MAC16 ffCD to not pack same as ffO	2019-09-19 22:39:47 -07:00
Eddie Hung	4100825b81	Add more complicated macc testcase	2019-09-19 22:39:15 -07:00
Eddie Hung	1b88211ec6	Clarify	2019-09-19 21:58:34 -07:00
Eddie Hung	34f9a8ceb2	Update doc for ice40_dsp	2019-09-19 21:57:11 -07:00
Eddie Hung	691686f92c	Tidy up, fix undriven	2019-09-19 20:04:52 -07:00
Eddie Hung	8a94ce7aa5	Add an index	2019-09-19 20:04:44 -07:00
Eddie Hung	1602516a8b	$__ABC_REG to have WIDTH parameter	2019-09-19 19:37:45 -07:00
Eddie Hung	e09f80479e	Fix DSP48E1 timing by breaking P path if MREG or PREG	2019-09-19 18:59:28 -07:00
Eddie Hung	362a803779	Revert "Different approach to timing" ... This reverts commit 41256f48a5.	2019-09-19 18:33:38 -07:00
Eddie Hung	41256f48a5	Different approach to timing	2019-09-19 18:33:29 -07:00
Eddie Hung	c83a667555	Fix width of D	2019-09-19 18:08:46 -07:00
Eddie Hung	2f98f9deee	Add mac.sh and macc_tb.v for testing	2019-09-19 18:08:16 -07:00
Eddie Hung	5ca25b0c59	Suppress $anyseq warnings	2019-09-19 16:27:14 -07:00
Eddie Hung	a8bc460805	Use ID() macro	2019-09-19 16:13:22 -07:00
Eddie Hung	595fb611a5	Use (* techmap_autopurge *) to suppress techmap warnings	2019-09-19 15:58:01 -07:00
Eddie Hung	c15a35db84	D is 25 bits not 24 bits wide	2019-09-19 15:55:49 -07:00
Eddie Hung	b88f0f6450	Merge remote-tracking branch 'origin/clifford/fix1381' into xc7dsp	2019-09-19 15:47:41 -07:00
Eddie Hung	2d9484c12c	When two boxes connect to each other, need not be a (* keep *)	2019-09-19 15:40:28 -07:00
Eddie Hung	37b0fc17e3	Re-enable sign extension for C input	2019-09-19 15:40:17 -07:00
Eddie Hung	95db2489bd	synth_xilinx to infer DSPs for Y_WIDTH >= 9 and [AB]_WIDTH >= 2	2019-09-19 14:58:06 -07:00
Eddie Hung	3b9b0fcd06	Tidy up synth_ice40, only restrict DSP_B_MINWIDTH=2	2019-09-19 14:57:38 -07:00
Eddie Hung	64a72ed51e	Do not perform width-checks for DSP48E1 which is much more complicated	2019-09-19 14:50:11 -07:00
Eddie Hung	517ca49963	Remove TODO as check should not be necessary	2019-09-19 14:49:47 -07:00
Eddie Hung	307b2dc8e5	Revert index to select	2019-09-19 14:46:53 -07:00
Eddie Hung	ea5e5a212e	Cleanup xilinx_dsp too	2019-09-19 14:34:06 -07:00
Eddie Hung	1a0f7ed09c	Refactor ce{mux,pol} -> hold{mux,pol}	2019-09-19 14:27:25 -07:00