3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-22 23:25:51 +00:00
Commit graph

19277 commits

Author SHA1 Message Date
AdvaySingh1
522ead01df Added small fixes 2026-03-19 15:04:13 -07:00
Akash Levy
fc320a7e8e
Merge pull request #123 from Silimate/accessor_helpers
adding more fast Cell accessors and small refactoring to reduce code dup
2026-03-19 17:40:18 -04:00
Emil J. Tywoniak
12b443e71c dfflibmap: consistent clk2fflogic usage in test 2026-03-19 19:48:25 +01:00
Emil J. Tywoniak
0e7f7c826d simcells: $dffsr and derivatives undefine S&R in logic tables 2026-03-19 19:27:30 +01:00
Miodrag Milanović
5fd39ff3e1
Merge pull request #5766 from YosysHQ/upgrade_ci
Upgrade CI actions
2026-03-19 18:06:50 +00:00
AdvaySingh1
8536ab69c1 Added -o option for output file in struct_partition 2026-03-19 10:09:11 -07:00
AdvaySingh1
26db947b57 Added zinit 2026-03-19 10:08:52 -07:00
Akash Levy
7771a489e8
Merge pull request #124 from Silimate/sim
Add debugging code before assertion
2026-03-19 12:45:49 -04:00
AdvaySingh1
52fad78b40 Removed is_port for non-trigger outputs. TODO: add a flag which does this so POs are only those ones 2026-03-19 09:23:12 -07:00
Emil J
dc77140275
Merge pull request #5731 from YosysHQ/nella/wall-clock
Implement wall clock time measurement
2026-03-19 16:21:26 +00:00
nella
ee0461eb00 Change time log format. 2026-03-19 14:38:22 +01:00
nella
d6ab610622 Implement wall clock time meas. 2026-03-19 14:38:22 +01:00
Miodrag Milanovic
2a8024ea4a Upgrade CI actions 2026-03-19 12:22:57 +01:00
Lofty
f560cba952
Merge pull request #5757 from YosysHQ/lofty/abc9-refactor-3
abc9: remove -fast [sc-269]
2026-03-19 08:41:45 +00:00
Lofty
27210627e5 abc9: remove -fast 2026-03-19 07:30:23 +00:00
Lofty
8d1d5a25e5
Merge pull request #5760 from YosysHQ/lofty/abc-refactor-2
abc: remove -S [sc-269]
2026-03-19 07:26:54 +00:00
Lofty
05de1c4ae2
Merge pull request #5759 from YosysHQ/lofty/abc9-refactor-4
abc9: remove abc9.if.C [sc-269]
2026-03-19 07:26:37 +00:00
AdvaySingh1
dc73249d8f Added support for printing the signal map 2026-03-18 16:23:41 -07:00
Emil J. Tywoniak
4f4672d17b muxpack: fix wide Y port handling 2026-03-19 00:12:49 +01:00
Emil J. Tywoniak
7aaa0621d3 constmap: error if no -cell set 2026-03-19 00:01:14 +01:00
Emil J
9746bd3897
Merge pull request #5724 from abhinavputhran/fix/setundef-respect-selection
setundef: respect selection for cells, processes, and connections
2026-03-18 22:53:06 +00:00
Emil J. Tywoniak
ad7a776d73 genrtlil: even faster removeSignalFromCaseTree 2026-03-18 23:33:35 +01:00
Emil J. Tywoniak
27737c6e2e rtlil: add remove2 unit test 2026-03-18 23:33:35 +01:00
Emil J. Tywoniak
ea11453cef rtlil: faster remove2 2026-03-18 23:33:35 +01:00
Emil J. Tywoniak
23ce4b8560 genrtlil: faster removeSignalFromCaseTree 2026-03-18 23:33:35 +01:00
Stan Lee
8268a79af5 debug before assertion 2026-03-18 14:06:18 -07:00
Miodrag Milanović
a141bd941c
Merge pull request #5761 from YosysHQ/fix_ci
Check results properly
2026-03-18 20:08:04 +00:00
AdvaySingh1
a3ffc5da30 Added new passes/sat/struct_partition.cc pass to propagate the ports out 2026-03-18 11:53:47 -07:00
Miodrag Milanović
4a6bd6a2fe
Merge pull request #5762 from YosysHQ/revert-5758-lofty/abc-refactor-1
Revert "abc: remove -fast [sc-269]"
2026-03-18 17:57:53 +00:00
Lofty
f9d930ba5a
Revert "abc: remove -fast [sc-269]" 2026-03-18 17:55:17 +00:00
Lofty
c4cc53a72e synth: fix after abc -fast removal 2026-03-18 17:59:58 +01:00
Miodrag Milanovic
bccfdef05d Check results properly 2026-03-18 17:48:28 +01:00
Lofty
e05ed6b850
Merge pull request #5758 from YosysHQ/lofty/abc-refactor-1
abc: remove -fast [sc-269]
2026-03-18 15:09:36 +00:00
Lofty
18a7c54ebd
Merge pull request #5756 from YosysHQ/lofty/abc9-refactor-2
abc9: cleanup commented code [sc-269]
2026-03-18 14:46:06 +00:00
Lofty
0b3f103745 abc: remove -S 2026-03-18 14:40:23 +00:00
Lofty
93c762c7c1 abc9: remove abc9.if.C 2026-03-18 14:27:27 +00:00
Lofty
926814f1e4 abc9: cleanup commented code 2026-03-18 14:16:31 +00:00
Lofty
0ea739b7d9 abc: remove -fast 2026-03-18 14:15:42 +00:00
Lofty
150860c1c3
Merge pull request #5755 from YosysHQ/lofty/abc9-refactor-1
abc9_exe: fix typo
2026-03-18 12:25:44 +00:00
Lofty
e78690fc47 abc9_exe: fix typo 2026-03-18 11:44:13 +00:00
Stan Lee
f9d099503a Merge branch 'main' of github.com:silimate/yosys into sim 2026-03-17 11:44:18 -07:00
Stan Lee
a45eaad9a7 Merge branch 'sim' of github.com:silimate/yosys into sim 2026-03-17 11:44:11 -07:00
Akash Levy
00e67a30d0
Merge pull request #121 from Silimate/autoscope
dump the number of scopes/signals in the search space
2026-03-16 13:33:40 -07:00
Stan Lee
e5d3bb954e correction 2026-03-16 12:05:27 -07:00
tondapusili
29b182fd9b adding more fast Cell accessors and small refactoring to reduce code dup 2026-03-16 10:47:54 -07:00
Emil J
c8f715fed8
Merge pull request #5664 from rocallahan/parallel-opt-clean
Parallelize `opt_clean` pass
2026-03-16 09:52:34 +00:00
Miodrag Milanović
06264cdb2e
Merge pull request #5746 from IAmMarcelJung/fabulous/add_frame_config_mux_bels
fabulous: add frame_config_mux BEls
2026-03-16 08:21:01 +00:00
Akash Levy
521b1db5ee
Merge pull request #122 from Silimate/optimize_cell_accessors
rtlil: add fast Cell accessors and SigSpec::const_ratio()
2026-03-13 16:45:26 -07:00
AdvaySingh1
aff1836869 Abc printing to normal file 2026-03-13 16:40:23 -07:00
AdvaySingh1
11af3b5872 Added abc logs 2026-03-13 16:37:05 -07:00