mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 19:55:41 +00:00
Code Activity

Merge pull request #124 from Silimate/sim

Browse source 
Add debugging code before assertion
This commit is contained in:
Akash Levy 2026-03-19 12:45:49 -04:00 • committed by GitHub
commit 7771a489e8
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 7 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
passes/sat/sim.cc
View file

@ -444,6 +444,13 @@ struct SimInstance
bool did_something = false;
sig = sigmap(sig);
if (shared->debug) {
log("GetSize(sig) %s: %d, GetSize(value) %s: %d\n",
log_signal(sig),
GetSize(sig),
log_signal(value),
GetSize(value));
}
log_assert(GetSize(sig) <= GetSize(value));
for (int i = 0; i < GetSize(sig); i++)