mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-09 17:31:59 +00:00
Code Activity

Merge 2cee76bfd5 into a80462f27f

Browse source
This commit is contained in:
KrystalDelusion 2025-10-08 13:38:04 -05:00 • committed by GitHub
commit b64fe98898
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
65 changed files with 409 additions and 152 deletions
Download patch file Download diff file Expand all files Collapse all files

1
Makefile
View file

@ -886,6 +886,7 @@ MK_TEST_DIRS += tests/arch/xilinx
MK_TEST_DIRS += tests/bugpoint MK_TEST_DIRS += tests/bugpoint
MK_TEST_DIRS += tests/opt MK_TEST_DIRS += tests/opt
MK_TEST_DIRS += tests/sat MK_TEST_DIRS += tests/sat
MK_TEST_DIRS += tests/scripts
MK_TEST_DIRS += tests/sim MK_TEST_DIRS += tests/sim
MK_TEST_DIRS += tests/svtypes MK_TEST_DIRS += tests/svtypes
MK_TEST_DIRS += tests/techmap MK_TEST_DIRS += tests/techmap

10
examples/smtbmc/glift/mux2.ys
View file

@ -1,9 +1,9 @@
logger -expect log "SAT proof finished - no model found: SUCCESS!" 1 logger -expect log "SAT proof finished - no model found: SUCCESS!" 1
logger -expect log "Number of cells:.*[\t ]12" 1 logger -expect log 'Number of cells:.*[\t ]12' 1
logger -expect log "Number of cells:.*[\t ]20" 1 logger -expect log 'Number of cells:.*[\t ]20' 1
logger -expect log "Problem is satisfiable with \\gate.__glift_weight = 11." 1 logger -expect log 'Problem is satisfiable with \\gate.__glift_weight = 11.' 1
logger -expect log "Problem is NOT satisfiable with \\gate.__glift_weight <= 10." 1 logger -expect log 'Problem is NOT satisfiable with \\gate.__glift_weight <= 10.' 1
logger -expect log "Wire \\gate.__glift_weight is minimized at 11." 1 logger -expect log 'Wire \\gate.__glift_weight is minimized at 11.' 1
logger -expect log "Specializing .* from file with .* = 1." 2 logger -expect log "Specializing .* from file with .* = 1." 2
logger -expect log "Specializing .* from file with .* = 0." 4 logger -expect log "Specializing .* from file with .* = 0." 4
read_verilog <<EOT read_verilog <<EOT

38
kernel/io.cc
View file

@ -2,6 +2,7 @@
#include "kernel/log.h" #include "kernel/log.h"
#include <iostream> #include <iostream>
#include <string> #include <string>
#include <iomanip>
#if !defined(WIN32) #if !defined(WIN32)
#include <dirent.h> #include <dirent.h>
@ -37,15 +38,16 @@ std::string next_token(std::string &text, const char *sep, bool long_strings)
if (pos_begin == std::string::npos) if (pos_begin == std::string::npos)
pos_begin = text.size(); pos_begin = text.size();
if (long_strings && pos_begin != text.size() && text[pos_begin] == '"') { if (long_strings && pos_begin != text.size() && (text[pos_begin] == '"' || text[pos_begin] == '\'')) {
std::string sep_string = sep; std::string sep_string = sep;
for (size_t i = pos_begin+1; i < text.size(); i++) { for (size_t i = pos_begin+1; i < text.size(); i++) {
if (text[i] == '"' && (i+1 == text.size() || sep_string.find(text[i+1]) != std::string::npos)) { bool close_quote = (text[i] == text[pos_begin]) && (text[i-1] != '\\' || text[pos_begin] == '\'');
if (close_quote && (i+1 == text.size() || sep_string.find(text[i+1]) != std::string::npos)) {
std::string token = text.substr(pos_begin, i-pos_begin+1); std::string token = text.substr(pos_begin, i-pos_begin+1);
text = text.substr(i+1); text = text.substr(i+1);
return token; return token;
} }
if (i+1 < text.size() && text[i] == '"' && text[i+1] == ';' && (i+2 == text.size() || sep_string.find(text[i+2]) != std::string::npos)) { if (i+1 < text.size() && close_quote && text[i+1] == ';' && (i+2 == text.size() || sep_string.find(text[i+2]) != std::string::npos)) {
std::string token = text.substr(pos_begin, i-pos_begin+1); std::string token = text.substr(pos_begin, i-pos_begin+1);
text = text.substr(i+2); text = text.substr(i+2);
return token + ";"; return token + ";";
@ -592,4 +594,34 @@ void format_emit_void_ptr(std::string &result, std::string_view spec, int *dynam
format_emit_stringf(result, spec, dynamic_ints, num_dynamic_ints, arg); format_emit_stringf(result, spec, dynamic_ints, num_dynamic_ints, arg);
} }
bool needs_quote(const std::string &s) {
for (auto c : {' ', '\\', '#', ';', '"', '\''}) {
if (s.find(c) != std::string::npos) return true;
}
return false;
}
std::string quote(const std::string &s) {
std::ostringstream ss;
if (s.find('\'') != std::string::npos)
ss << std::quoted(s);
else
ss << '\'' << s << '\'';
return ss.str();
}
std::string unquote(const std::string &s) {
if (s.length() >= 2) {
if (s.front() == '\'' && s.back() == '\'')
return s.substr(1, s.length()-2);
else if (s.front() == '"' && s.back() == '"') {
std::string result;
std::istringstream ss(s);
ss >> std::quoted(result);
return result;
}
}
return s;
}
YOSYS_NAMESPACE_END YOSYS_NAMESPACE_END

4
kernel/io.h
View file

@ -470,6 +470,10 @@ void remove_directory(std::string dirname);
bool create_directory(const std::string& dirname); bool create_directory(const std::string& dirname);
std::string escape_filename_spaces(const std::string& filename); std::string escape_filename_spaces(const std::string& filename);
bool needs_quote(const std::string &s);
std::string quote(const std::string &s);
std::string unquote(const std::string &s);
YOSYS_NAMESPACE_END YOSYS_NAMESPACE_END
#endif // YOSYS_IO_H #endif // YOSYS_IO_H

10
kernel/register.cc
View file

@ -222,7 +222,7 @@ void Pass::call(RTLIL::Design *design, std::string command)
while (!tok.empty() && tok.back() == ';') while (!tok.empty() && tok.back() == ';')
tok.resize(tok.size()-1), num_semikolon++; tok.resize(tok.size()-1), num_semikolon++;
if (!tok.empty()) if (!tok.empty())
args.push_back(tok); args.push_back(unquote(tok));
call(design, args); call(design, args);
args.clear(); args.clear();
if (num_semikolon == 2) if (num_semikolon == 2)
@ -230,7 +230,7 @@ void Pass::call(RTLIL::Design *design, std::string command)
if (num_semikolon == 3) if (num_semikolon == 3)
call(design, "clean -purge"); call(design, "clean -purge");
} else } else
args.push_back(tok); args.push_back(unquote(tok));
bool found_nl = false; bool found_nl = false;
for (auto c : cmd_buf) { for (auto c : cmd_buf) {
if (c == ' ' || c == '\t') if (c == ' ' || c == '\t')
@ -256,8 +256,10 @@ void Pass::call(RTLIL::Design *design, std::vector<std::string> args)
if (echo_mode) { if (echo_mode) {
log("%s", create_prompt(design, 0)); log("%s", create_prompt(design, 0));
for (size_t i = 0; i < args.size(); i++) for (size_t i = 0; i < args.size(); i++) {
log("%s%s", i ? " " : "", args[i]); auto maybe_quoted = needs_quote(args[i]) ? quote(args[i]) : args[i];
log("%s%s", i ? " " : "", maybe_quoted);
}
log("\n"); log("\n");
} }

15
passes/cmds/bugpoint.cc
View file

@ -149,9 +149,6 @@ struct BugpointPass : public Pass {
if (grep.empty()) if (grep.empty())
return true; return true;
if (grep.size() > 2 && grep.front() == '"' && grep.back() == '"')
grep = grep.substr(1, grep.size() - 2);
string bugpoint_file = "bugpoint-case"; string bugpoint_file = "bugpoint-case";
if (suffix.size()) if (suffix.size())
bugpoint_file += stringf(".%.8s", suffix); bugpoint_file += stringf(".%.8s", suffix);
@ -471,13 +468,13 @@ struct BugpointPass : public Pass {
if (args[argidx] == "-script" && argidx + 1 < args.size()) { if (args[argidx] == "-script" && argidx + 1 < args.size()) {
if (!yosys_arg.empty()) if (!yosys_arg.empty())
log_cmd_error("A -script or -command option can be only provided once!\n"); log_cmd_error("A -script or -command option can be only provided once!\n");
yosys_arg = stringf("-s %s", args[++argidx]); yosys_arg = stringf("-s %s", quote(args[++argidx]));
continue; continue;
} }
if (args[argidx] == "-command" && argidx + 1 < args.size()) { if (args[argidx] == "-command" && argidx + 1 < args.size()) {
if (!yosys_arg.empty()) if (!yosys_arg.empty())
log_cmd_error("A -script or -command option can be only provided once!\n"); log_cmd_error("A -script or -command option can be only provided once!\n");
yosys_arg = stringf("-p %s", args[++argidx]); yosys_arg = stringf("-p %s", quote(args[++argidx]));
continue; continue;
} }
if (args[argidx] == "-grep" && argidx + 1 < args.size()) { if (args[argidx] == "-grep" && argidx + 1 < args.size()) {
@ -550,18 +547,10 @@ struct BugpointPass : public Pass {
} }
if (args[argidx] == "-runner" && argidx + 1 < args.size()) { if (args[argidx] == "-runner" && argidx + 1 < args.size()) {
runner = args[++argidx]; runner = args[++argidx];
if (runner.size() && runner.at(0) == '"') {
log_assert(runner.back() == '"');
runner = runner.substr(1, runner.size() - 2);
}
continue; continue;
} }
if (args[argidx] == "-suffix" && argidx + 1 < args.size()) { if (args[argidx] == "-suffix" && argidx + 1 < args.size()) {
suffix = args[++argidx]; suffix = args[++argidx];
if (suffix.size() && suffix.at(0) == '"') {
log_assert(suffix.back() == '"');
suffix = suffix.substr(1, suffix.size() - 2);
}
continue; continue;
} }
break; break;

4
passes/cmds/logger.cc
View file

@ -106,7 +106,6 @@ struct LoggerPass : public Pass {
} }
if (args[argidx] == "-warn" && argidx+1 < args.size()) { if (args[argidx] == "-warn" && argidx+1 < args.size()) {
std::string pattern = args[++argidx]; std::string pattern = args[++argidx];
if (pattern.front() == '\"' && pattern.back() == '\"') pattern = pattern.substr(1, pattern.size() - 2);
try { try {
log("Added regex '%s' for warnings to warn list.\n", pattern); log("Added regex '%s' for warnings to warn list.\n", pattern);
log_warn_regexes.push_back(YS_REGEX_COMPILE(pattern)); log_warn_regexes.push_back(YS_REGEX_COMPILE(pattern));
@ -118,7 +117,6 @@ struct LoggerPass : public Pass {
} }
if (args[argidx] == "-nowarn" && argidx+1 < args.size()) { if (args[argidx] == "-nowarn" && argidx+1 < args.size()) {
std::string pattern = args[++argidx]; std::string pattern = args[++argidx];
if (pattern.front() == '\"' && pattern.back() == '\"') pattern = pattern.substr(1, pattern.size() - 2);
try { try {
log("Added regex '%s' for warnings to nowarn list.\n", pattern); log("Added regex '%s' for warnings to nowarn list.\n", pattern);
log_nowarn_regexes.push_back(YS_REGEX_COMPILE(pattern)); log_nowarn_regexes.push_back(YS_REGEX_COMPILE(pattern));
@ -130,7 +128,6 @@ struct LoggerPass : public Pass {
} }
if (args[argidx] == "-werror" && argidx+1 < args.size()) { if (args[argidx] == "-werror" && argidx+1 < args.size()) {
std::string pattern = args[++argidx]; std::string pattern = args[++argidx];
if (pattern.front() == '\"' && pattern.back() == '\"') pattern = pattern.substr(1, pattern.size() - 2);
try { try {
log("Added regex '%s' for warnings to werror list.\n", pattern); log("Added regex '%s' for warnings to werror list.\n", pattern);
log_werror_regexes.push_back(YS_REGEX_COMPILE(pattern)); log_werror_regexes.push_back(YS_REGEX_COMPILE(pattern));
@ -164,7 +161,6 @@ struct LoggerPass : public Pass {
if ((type=="error" || type=="prefix-error") && log_expect_error.size()>0) if ((type=="error" || type=="prefix-error") && log_expect_error.size()>0)
log_cmd_error("Only single error message can be expected !\n"); log_cmd_error("Only single error message can be expected !\n");
std::string pattern = args[++argidx]; std::string pattern = args[++argidx];
if (pattern.front() == '\"' && pattern.back() == '\"') pattern = pattern.substr(1, pattern.size() - 2);
int count = atoi(args[++argidx].c_str()); int count = atoi(args[++argidx].c_str());
if (count<=0) if (count<=0)
log_cmd_error("Number of expected messages must be higher then 0 !\n"); log_cmd_error("Number of expected messages must be higher then 0 !\n");

2
passes/cmds/scratchpad.cc
View file

@ -89,7 +89,6 @@ struct ScratchpadPass : public Pass {
if (RTLIL::constpad.count(identifier)) if (RTLIL::constpad.count(identifier))
log_error("scratchpad entry \"%s\" is a global constant\n", identifier); log_error("scratchpad entry \"%s\" is a global constant\n", identifier);
string value = args[++argidx]; string value = args[++argidx];
if (value.front() == '\"' && value.back() == '\"') value = value.substr(1, value.size() - 2);
design->scratchpad_set_string(identifier, value); design->scratchpad_set_string(identifier, value);
continue; continue;
} }
@ -116,7 +115,6 @@ struct ScratchpadPass : public Pass {
if (args[argidx] == "-assert" && argidx+2 < args.size()) { if (args[argidx] == "-assert" && argidx+2 < args.size()) {
string identifier = args[++argidx]; string identifier = args[++argidx];
string expected = args[++argidx]; string expected = args[++argidx];
if (expected.front() == '\"' && expected.back() == '\"') expected = expected.substr(1, expected.size() - 2);
if (design->scratchpad.count(identifier) == 0) if (design->scratchpad.count(identifier) == 0)
log_error("scratchpad entry '%s' is not defined\n", identifier); log_error("scratchpad entry '%s' is not defined\n", identifier);
string value = design->scratchpad_get_string(identifier); string value = design->scratchpad_get_string(identifier);

61
passes/cmds/setattr.cc
View file

@ -32,10 +32,10 @@ struct setunset_t
setunset_t(std::string unset_name) : name(RTLIL::escape_id(unset_name)), value(), unset(true) { } setunset_t(std::string unset_name) : name(RTLIL::escape_id(unset_name)), value(), unset(true) { }
setunset_t(std::string set_name, std::string set_value) : name(RTLIL::escape_id(set_name)), value(), unset(false) setunset_t(std::string set_name, std::string set_value, bool is_str) : name(RTLIL::escape_id(set_name)), value(), unset(false)
{ {
if (set_value.compare(0, 1, "\"") == 0 && set_value.compare(GetSize(set_value)-1, std::string::npos, "\"") == 0) { if (is_str) {
value = RTLIL::Const(set_value.substr(1, GetSize(set_value)-2)); value = RTLIL::Const(set_value);
} else { } else {
RTLIL::SigSpec sig_value; RTLIL::SigSpec sig_value;
if (!RTLIL::SigSpec::parse(sig_value, nullptr, set_value)) if (!RTLIL::SigSpec::parse(sig_value, nullptr, set_value))
@ -60,13 +60,22 @@ struct SetattrPass : public Pass {
{ {
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n"); log("\n");
log(" setattr [ -mod ] [ -set name value | -unset name ]... [selection]\n"); log(" setattr [options] [selection]\n");
log("\n"); log("\n");
log("Set/unset the given attributes on the selected objects. String values must be\n"); log("Set/unset attributes on the selected objects.\n");
log("passed in double quotes (\").\n");
log("\n"); log("\n");
log("When called with -mod, this command will set and unset attributes on modules\n"); log(" -mod\n");
log("instead of objects within modules.\n"); log(" apply changes to modules instead of objects within modules\n");
log("\n");
log(" -set <name> <value>\n");
log(" -setstr <name> <strvalue>\n");
log(" set the named attribute to the given value, string values must use\n");
log(" the -setstr option\n");
log("\n");
log(" -unset <name>\n");
log(" unset the named attribute\n");
log("\n");
log("The options -setstr, -set, and -unset can be specified multiple times.\n");
log("\n"); log("\n");
} }
void execute(std::vector<std::string> args, RTLIL::Design *design) override void execute(std::vector<std::string> args, RTLIL::Design *design) override
@ -78,10 +87,10 @@ struct SetattrPass : public Pass {
for (argidx = 1; argidx < args.size(); argidx++) for (argidx = 1; argidx < args.size(); argidx++)
{ {
std::string arg = args[argidx]; std::string arg = args[argidx];
if (arg == "-set" && argidx+2 < args.size()) { if ((arg == "-set" || arg == "-setstr") && argidx+2 < args.size()) {
string set_key = args[++argidx]; string set_key = args[++argidx];
string set_val = args[++argidx]; string set_val = args[++argidx];
setunset_list.push_back(setunset_t(set_key, set_val)); setunset_list.push_back(setunset_t(set_key, set_val, arg == "-setstr"));
continue; continue;
} }
if (arg == "-unset" && argidx+1 < args.size()) { if (arg == "-unset" && argidx+1 < args.size()) {
@ -147,12 +156,22 @@ struct SetparamPass : public Pass {
{ {
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n"); log("\n");
log(" setparam [ -type cell_type ] [ -set name value | -unset name ]... [selection]\n"); log(" setparam [options] [selection]\n");
log("\n"); log("\n");
log("Set/unset the given parameters on the selected cells. String values must be\n"); log("Set/unset parameters on the selected cells.\n");
log("passed in double quotes (\").\n");
log("\n"); log("\n");
log("The -type option can be used to change the cell type of the selected cells.\n"); log(" -type\n");
log(" change the cell type of the selected cells\n");
log("\n");
log(" -set <name> <value>\n");
log(" -setstr <name> <strvalue>\n");
log(" set the named parameter to the given value, string values must use\n");
log(" the -setstr option\n");
log("\n");
log(" -unset <name>\n");
log(" unset the named parameter\n");
log("\n");
log("The options -setstr, -set, and -unset can be specified multiple times.\n");
log("\n"); log("\n");
} }
void execute(std::vector<std::string> args, RTLIL::Design *design) override void execute(std::vector<std::string> args, RTLIL::Design *design) override
@ -164,10 +183,10 @@ struct SetparamPass : public Pass {
for (argidx = 1; argidx < args.size(); argidx++) for (argidx = 1; argidx < args.size(); argidx++)
{ {
std::string arg = args[argidx]; std::string arg = args[argidx];
if (arg == "-set" && argidx+2 < args.size()) { if ((arg == "-set" || arg == "-setstr") && argidx+2 < args.size()) {
string set_key = args[++argidx]; string set_key = args[++argidx];
string set_val = args[++argidx]; string set_val = args[++argidx];
setunset_list.push_back(setunset_t(set_key, set_val)); setunset_list.push_back(setunset_t(set_key, set_val, arg == "-setstr"));
continue; continue;
} }
if (arg == "-unset" && argidx+1 < args.size()) { if (arg == "-unset" && argidx+1 < args.size()) {
@ -199,10 +218,10 @@ struct ChparamPass : public Pass {
{ {
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n"); log("\n");
log(" chparam [ -set name value ]... [selection]\n"); log(" chparam [ -set[str] name value ]... [selection]\n");
log("\n"); log("\n");
log("Re-evaluate the selected modules with new parameters. String values must be\n"); log("Re-evaluate the selected modules with new parameters. String values must use\n");
log("passed in double quotes (\").\n"); log("the -setstr option.\n");
log("\n"); log("\n");
log("\n"); log("\n");
log(" chparam -list [selection]\n"); log(" chparam -list [selection]\n");
@ -220,10 +239,10 @@ struct ChparamPass : public Pass {
for (argidx = 1; argidx < args.size(); argidx++) for (argidx = 1; argidx < args.size(); argidx++)
{ {
std::string arg = args[argidx]; std::string arg = args[argidx];
if (arg == "-set" && argidx+2 < args.size()) { if ((arg == "-set" || arg == "-setstr") && argidx+2 < args.size()) {
string set_key = args[++argidx]; string set_key = args[++argidx];
string set_val = args[++argidx]; string set_val = args[++argidx];
setunset_list.push_back(setunset_t(set_key, set_val)); setunset_list.push_back(setunset_t(set_key, set_val, arg == "-setstr"));
continue; continue;
} }
if (arg == "-list") { if (arg == "-list") {

1
passes/cmds/setenv.cc
View file

@ -46,7 +46,6 @@ struct SetenvPass : public Pass {
std::string name = args[1]; std::string name = args[1];
std::string value = args[2]; std::string value = args[2];
if (value.front() == '\"' && value.back() == '\"') value = value.substr(1, value.size() - 2);
#if defined(_WIN32) #if defined(_WIN32)
_putenv_s(name.c_str(), value.c_str()); _putenv_s(name.c_str(), value.c_str());

2
passes/techmap/abc9.cc
View file

@ -321,7 +321,7 @@ struct Abc9Pass : public ScriptPass
// then select all its fanins // then select all its fanins
// then select all fanouts of all that // then select all fanouts of all that
// lastly remove $_DFF_[NP]_ cells // lastly remove $_DFF_[NP]_ cells
run("setattr -set submod \"$abc9_flop\" t:$_DFF_?_ %ci* %co* t:$_DFF_?_ %d", " (only if -dff)"); run("setattr -setstr submod \"$abc9_flop\" t:$_DFF_?_ %ci* %co* t:$_DFF_?_ %d", " (only if -dff)");
run("submod", " (only if -dff)"); run("submod", " (only if -dff)");
run("setattr -mod -set whitebox 1 -set abc9_flop 1 -set abc9_box 1 *_$abc9_flop", "(only if -dff)"); run("setattr -mod -set whitebox 1 -set abc9_flop 1 -set abc9_box 1 *_$abc9_flop", "(only if -dff)");
if (help_mode) { if (help_mode) {

24
tests/arch/ecp5/memories.ys
View file

@ -19,14 +19,14 @@ select -assert-count 9 t:TRELLIS_DPR16X4
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 36 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 36 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "block_ram" m:memory setattr -setstr syn_ramstyle block_ram m:memory
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:DP16KD select -assert-count 1 t:DP16KD
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 36 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 36 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "Block_RAM" m:memory setattr -setstr syn_ramstyle Block_RAM m:memory
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:DP16KD # any case works select -assert-count 1 t:DP16KD # any case works
@ -41,7 +41,7 @@ select -assert-count 9 t:TRELLIS_DPR16X4
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 36 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 36 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "registers" m:memory setattr -setstr syn_ramstyle registers m:memory
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 0 t:DP16KD # requested FFRAM explicitly select -assert-count 0 t:DP16KD # requested FFRAM explicitly
select -assert-count 180 t:TRELLIS_FF select -assert-count 180 t:TRELLIS_FF
@ -98,14 +98,14 @@ select -assert-count 5 t:TRELLIS_DPR16X4
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 18 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 18 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "block_ram" m:memory setattr -setstr syn_ramstyle block_ram m:memory
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:DP16KD select -assert-count 1 t:DP16KD
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 18 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 18 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "Block_RAM" m:memory setattr -setstr syn_ramstyle Block_RAM m:memory
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:DP16KD # any case works select -assert-count 1 t:DP16KD # any case works
@ -120,7 +120,7 @@ select -assert-count 5 t:TRELLIS_DPR16X4
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 18 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 18 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "registers" m:memory setattr -setstr syn_ramstyle registers m:memory
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 0 t:DP16KD # requested FFRAM explicitly select -assert-count 0 t:DP16KD # requested FFRAM explicitly
select -assert-count 90 t:TRELLIS_FF select -assert-count 90 t:TRELLIS_FF
@ -146,14 +146,14 @@ select -assert-count 1 t:TRELLIS_DPR16X4
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 4 -set DATA_WIDTH 4 sync_ram_sdp chparam -set ADDRESS_WIDTH 4 -set DATA_WIDTH 4 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "distributed" m:memory setattr -setstr syn_ramstyle distributed m:memory
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:TRELLIS_DPR16X4 select -assert-count 1 t:TRELLIS_DPR16X4
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 4 -set DATA_WIDTH 4 sync_ram_sdp chparam -set ADDRESS_WIDTH 4 -set DATA_WIDTH 4 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "registers" m:memory setattr -setstr syn_ramstyle registers m:memory
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 0 t:TRELLIS_DPR16X4 # requested FFRAM explicitly select -assert-count 0 t:TRELLIS_DPR16X4 # requested FFRAM explicitly
select -assert-count 68 t:TRELLIS_FF select -assert-count 68 t:TRELLIS_FF
@ -187,7 +187,7 @@ select -assert-min 18 t:LUT4
design -reset; read_verilog -defer ../common/blockrom.v design -reset; read_verilog -defer ../common/blockrom.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 36 sync_rom chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 36 sync_rom
hierarchy -top sync_rom hierarchy -top sync_rom
setattr -set syn_romstyle "ebr" m:memory setattr -setstr syn_romstyle ebr m:memory
synth_ecp5 -top sync_rom; cd sync_rom synth_ecp5 -top sync_rom; cd sync_rom
select -assert-count 1 t:DP16KD select -assert-count 1 t:DP16KD
@ -201,7 +201,7 @@ select -assert-count 1 t:DP16KD
design -reset; read_verilog -defer ../common/blockrom.v design -reset; read_verilog -defer ../common/blockrom.v
chparam -set ADDRESS_WIDTH 3 -set DATA_WIDTH 36 sync_rom chparam -set ADDRESS_WIDTH 3 -set DATA_WIDTH 36 sync_rom
hierarchy -top sync_rom hierarchy -top sync_rom
setattr -set syn_romstyle "logic" m:memory setattr -setstr syn_romstyle logic m:memory
synth_ecp5 -top sync_rom; cd sync_rom synth_ecp5 -top sync_rom; cd sync_rom
select -assert-count 0 t:DP16KD # requested LUTROM explicitly select -assert-count 0 t:DP16KD # requested LUTROM explicitly
select -assert-min 18 t:LUT4 select -assert-min 18 t:LUT4
@ -234,7 +234,7 @@ select -assert-min 9 t:LUT4
design -reset; read_verilog -defer ../common/blockrom.v design -reset; read_verilog -defer ../common/blockrom.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 18 sync_rom chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 18 sync_rom
hierarchy -top sync_rom hierarchy -top sync_rom
setattr -set syn_romstyle "ebr" m:memory setattr -setstr syn_romstyle ebr m:memory
synth_ecp5 -top sync_rom; cd sync_rom synth_ecp5 -top sync_rom; cd sync_rom
select -assert-count 1 t:DP16KD select -assert-count 1 t:DP16KD
@ -248,7 +248,7 @@ select -assert-count 1 t:DP16KD
design -reset; read_verilog -defer ../common/blockrom.v design -reset; read_verilog -defer ../common/blockrom.v
chparam -set ADDRESS_WIDTH 3 -set DATA_WIDTH 18 sync_rom chparam -set ADDRESS_WIDTH 3 -set DATA_WIDTH 18 sync_rom
hierarchy -top sync_rom hierarchy -top sync_rom
setattr -set syn_romstyle "logic" m:memory setattr -setstr syn_romstyle logic m:memory
synth_ecp5 -top sync_rom; cd sync_rom synth_ecp5 -top sync_rom; cd sync_rom
select -assert-count 0 t:DP16KD # requested LUTROM explicitly select -assert-count 0 t:DP16KD # requested LUTROM explicitly
select -assert-min 9 t:LUT4 select -assert-min 9 t:LUT4

10
tests/arch/ice40/memories.ys
View file

@ -37,14 +37,14 @@ select -assert-min 1 t:SB_DFFE
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "block_ram" m:memory setattr -setstr syn_ramstyle block_ram m:memory
synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:SB_RAM40_4K select -assert-count 1 t:SB_RAM40_4K
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "Block_RAM" m:memory setattr -setstr syn_ramstyle Block_RAM m:memory
synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:SB_RAM40_4K # any case works select -assert-count 1 t:SB_RAM40_4K # any case works
@ -58,7 +58,7 @@ select -assert-count 1 t:SB_RAM40_4K
design -reset; read_verilog -defer ../common/blockram.v design -reset; read_verilog -defer ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_ram_sdp chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_ram_sdp
hierarchy -top sync_ram_sdp hierarchy -top sync_ram_sdp
setattr -set syn_ramstyle "registers" m:memory setattr -setstr syn_ramstyle registers m:memory
synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 0 t:SB_RAM40_4K # requested FFRAM explicitly select -assert-count 0 t:SB_RAM40_4K # requested FFRAM explicitly
select -assert-min 1 t:SB_DFFE select -assert-min 1 t:SB_DFFE
@ -110,7 +110,7 @@ select -assert-min 1 t:SB_LUT4
design -reset; read_verilog -defer ../common/blockrom.v design -reset; read_verilog -defer ../common/blockrom.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_rom chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_rom
hierarchy -top sync_rom hierarchy -top sync_rom
setattr -set syn_romstyle "ebr" m:memory setattr -setstr syn_romstyle ebr m:memory
synth_ice40 -top sync_rom; cd sync_rom synth_ice40 -top sync_rom; cd sync_rom
select -assert-count 1 t:SB_RAM40_4K select -assert-count 1 t:SB_RAM40_4K
@ -124,7 +124,7 @@ select -assert-count 1 t:SB_RAM40_4K
design -reset; read_verilog -defer ../common/blockrom.v design -reset; read_verilog -defer ../common/blockrom.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_rom chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_rom
hierarchy -top sync_rom hierarchy -top sync_rom
setattr -set syn_romstyle "logic" m:memory setattr -setstr syn_romstyle logic m:memory
synth_ice40 -top sync_rom; cd sync_rom synth_ice40 -top sync_rom; cd sync_rom
select -assert-count 0 t:SB_RAM40_4K # requested LUTROM explicitly select -assert-count 0 t:SB_RAM40_4K # requested LUTROM explicitly
select -assert-min 1 t:SB_LUT4 select -assert-min 1 t:SB_LUT4

12
tests/arch/xilinx/abc9_dff.ys
View file

@ -1,5 +1,5 @@
logger -nowarn "Yosys has only limited support for tri-state logic at the moment\. .*" logger -nowarn "Yosys has only limited support for tri-state logic at the moment. .*"
logger -nowarn "Ignoring boxed module .*\." logger -nowarn "Ignoring boxed module .*."
read_verilog <<EOT read_verilog <<EOT
module top(input C, D, output [7:0] Q); module top(input C, D, output [7:0] Q);
@ -53,10 +53,10 @@ FDCE_1 /*#(.INIT(1))*/ fd7(.C(C), .CE(1'b0), .D(D), .CLR(1'b0), .Q(Q[6]));
FDPE_1 #(.INIT(1)) fd8(.C(C), .CE(1'b0), .D(D), .PRE(1'b0), .Q(Q[7])); FDPE_1 #(.INIT(1)) fd8(.C(C), .CE(1'b0), .D(D), .PRE(1'b0), .Q(Q[7]));
endmodule endmodule
EOT EOT
logger -expect warning "Whitebox '\$paramod\\FDRE\\INIT=.*1' with \(\* abc9_flop \*\) contains a \$dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox\." 1 logger -expect warning 'Whitebox .\$paramod\\FDRE\\INIT=.*1. with \(\* abc9_flop \*\) contains a \$dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox\.' 1
logger -expect warning "Whitebox '\$paramod\\FDRE_1\\INIT=.*1' with \(\* abc9_flop \*\) contains a \$dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox\." 1 logger -expect warning 'Whitebox .\$paramod\\FDRE_1\\INIT=.*1. with \(\* abc9_flop \*\) contains a \$dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox\.' 1
logger -expect warning "Whitebox 'FDSE' with \(\* abc9_flop \*\) contains a \$dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox\." 1 logger -expect warning 'Whitebox .FDSE. with \(\* abc9_flop \*\) contains a \$dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox\.' 1
logger -expect warning "Whitebox '\$paramod\\FDSE_1\\INIT=.*1' with \(\* abc9_flop \*\) contains a \$dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox\." 1 logger -expect warning 'Whitebox .\$paramod\\FDSE_1\\INIT=.*1. with \(\* abc9_flop \*\) contains a \$dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox\.' 1
read_verilog -lib +/xilinx/cells_sim.v read_verilog -lib +/xilinx/cells_sim.v
equiv_opt -assert -multiclock -map +/xilinx/cells_sim.v synth_xilinx -abc9 -dff -noiopad -noclkbuf equiv_opt -assert -multiclock -map +/xilinx/cells_sim.v synth_xilinx -abc9 -dff -noiopad -noclkbuf
design -load postopt design -load postopt

2
tests/arch/xilinx/attributes_test.ys
View file

@ -16,7 +16,7 @@ select -assert-count 1 t:RAM32M
# Set ram_style distributed to blockram memory; will be implemented as distributed # Set ram_style distributed to blockram memory; will be implemented as distributed
design -reset design -reset
read_verilog ../common/memory_attributes/attributes_test.v read_verilog ../common/memory_attributes/attributes_test.v
setattr -set ram_style "distributed" block_ram/m:* setattr -setstr ram_style distributed block_ram/m:*
synth_xilinx -top block_ram -noiopad synth_xilinx -top block_ram -noiopad
cd block_ram # Constrain all select calls below inside the top module cd block_ram # Constrain all select calls below inside the top module
select -assert-count 16 t:RAM256X1S select -assert-count 16 t:RAM256X1S

4
tests/arch/xilinx/blockram.ys
View file

@ -51,7 +51,7 @@ select -assert-count 1 t:RAMB36E1
design -reset design -reset
read_verilog ../common/blockram.v read_verilog ../common/blockram.v
hierarchy -top sync_ram_sdp -chparam ADDRESS_WIDTH 12 -chparam DATA_WIDTH 1 hierarchy -top sync_ram_sdp -chparam ADDRESS_WIDTH 12 -chparam DATA_WIDTH 1
setattr -set ram_style "block" m:memory setattr -setstr ram_style block m:memory
synth_xilinx -top sync_ram_sdp -noiopad synth_xilinx -top sync_ram_sdp -noiopad
cd sync_ram_sdp cd sync_ram_sdp
select -assert-count 1 t:RAMB18E1 select -assert-count 1 t:RAMB18E1
@ -67,7 +67,7 @@ select -assert-count 0 t:RAMB18E1
design -reset design -reset
read_verilog ../common/blockram.v read_verilog ../common/blockram.v
hierarchy -top sync_ram_sdp -chparam ADDRESS_WIDTH 8 -chparam DATA_WIDTH 1 hierarchy -top sync_ram_sdp -chparam ADDRESS_WIDTH 8 -chparam DATA_WIDTH 1
setattr -set ram_style "block" m:memory setattr -setstr ram_style block m:memory
synth_xilinx -top sync_ram_sdp -noiopad synth_xilinx -top sync_ram_sdp -noiopad
cd sync_ram_sdp cd sync_ram_sdp
select -assert-count 1 t:RAMB18E1 select -assert-count 1 t:RAMB18E1

16
tests/memfile/run-test.sh
View file

@ -8,27 +8,27 @@ cp content1.dat temp/content2.dat
cd .. cd ..
echo "Running from the parent directory with content1.dat" echo "Running from the parent directory with content1.dat"
../yosys -qp "read_verilog -defer memfile/memory.v; chparam -set MEMFILE \"content1.dat\" memory" ../yosys -qp "read_verilog -defer memfile/memory.v; chparam -setstr MEMFILE \"content1.dat\" memory"
echo "Running from the parent directory with temp/content2.dat" echo "Running from the parent directory with temp/content2.dat"
../yosys -qp "read_verilog -defer memfile/memory.v; chparam -set MEMFILE \"temp/content2.dat\" memory" ../yosys -qp "read_verilog -defer memfile/memory.v; chparam -setstr MEMFILE \"temp/content2.dat\" memory"
echo "Running from the parent directory with memfile/temp/content2.dat" echo "Running from the parent directory with memfile/temp/content2.dat"
../yosys -qp "read_verilog -defer memfile/memory.v; chparam -set MEMFILE \"memfile/temp/content2.dat\" memory" ../yosys -qp "read_verilog -defer memfile/memory.v; chparam -setstr MEMFILE \"memfile/temp/content2.dat\" memory"
cd memfile cd memfile
echo "Running from the same directory with content1.dat" echo "Running from the same directory with content1.dat"
../../yosys -qp "read_verilog -defer memory.v; chparam -set MEMFILE \"content1.dat\" memory" ../../yosys -qp "read_verilog -defer memory.v; chparam -setstr MEMFILE \"content1.dat\" memory"
echo "Running from the same directory with temp/content2.dat" echo "Running from the same directory with temp/content2.dat"
../../yosys -qp "read_verilog -defer memory.v; chparam -set MEMFILE \"temp/content2.dat\" memory" ../../yosys -qp "read_verilog -defer memory.v; chparam -setstr MEMFILE \"temp/content2.dat\" memory"
cd temp cd temp
echo "Running from a child directory with content1.dat" echo "Running from a child directory with content1.dat"
../../../yosys -qp "read_verilog -defer ../memory.v; chparam -set MEMFILE \"content1.dat\" memory" ../../../yosys -qp "read_verilog -defer ../memory.v; chparam -setstr MEMFILE \"content1.dat\" memory"
echo "Running from a child directory with temp/content2.dat" echo "Running from a child directory with temp/content2.dat"
../../../yosys -qp "read_verilog -defer ../memory.v; chparam -set MEMFILE \"temp/content2.dat\" memory" ../../../yosys -qp "read_verilog -defer ../memory.v; chparam -setstr MEMFILE \"temp/content2.dat\" memory"
echo "Running from a child directory with content2.dat" echo "Running from a child directory with content2.dat"
../../../yosys -qp "read_verilog -defer ../memory.v; chparam -set MEMFILE \"temp/content2.dat\" memory" ../../../yosys -qp "read_verilog -defer ../memory.v; chparam -setstr MEMFILE \"temp/content2.dat\" memory"
cd .. cd ..

1
tests/scripts/.gitignore vendored Normal file
View file

@ -0,0 +1 @@
/plugin.so

2
tests/scripts/file name.v Normal file
View file

@ -0,0 +1,2 @@
module top();
endmodule

1
tests/scripts/file name.ys Normal file
View file

@ -0,0 +1 @@
log Hello!

57
tests/scripts/plugin.cc Normal file
View file

@ -0,0 +1,57 @@
#include "kernel/yosys.h"
USING_YOSYS_NAMESPACE
PRIVATE_NAMESPACE_BEGIN
struct TestArgsPass : public Pass {
TestArgsPass() : Pass("test_args", "dummy pass to test arg parsing") {
internal();
}
void execute(std::vector<std::string> args, RTLIL::Design*) override {
int argidx;
for (argidx = 0; argidx < GetSize(args); argidx++)
{
log("%s\n", args[argidx]);
}
}
} TestArgsPass;
struct TestArgsFrontend : public Frontend {
TestArgsFrontend() : Frontend("test_args", "dummy frontend to test arg parsing") {
internal();
}
void execute(std::istream *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *) override {
int argidx;
log("pass: %s\n", args[0]);
for (argidx = 1; argidx < GetSize(args); argidx++) {
if (args[argidx] == "-arg" && argidx+1 < GetSize(args)) {
log("arg: %s\n", args[++argidx]);
continue;
}
break;
}
extra_args(f, filename, args, argidx);
log("filename: %s\n", filename);
}
} TestArgsFrontend;
struct TestArgsBackend : public Backend {
TestArgsBackend() : Backend("test_args", "dummy backend to test arg parsing") {
internal();
}
void execute(std::ostream *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *) override {
int argidx;
log("pass: %s\n", args[0]);
for (argidx = 1; argidx < GetSize(args); argidx++) {
if (args[argidx] == "-arg" && argidx+1 < GetSize(args)) {
log("arg: %s\n", args[++argidx]);
continue;
}
break;
}
extra_args(f, filename, args, argidx);
log("filename: %s\n", filename);
}
} TestArgsBackend;
PRIVATE_NAMESPACE_END

4
tests/scripts/run-test.sh Executable file
View file

@ -0,0 +1,4 @@
#!/usr/bin/env bash
set -eu
source ../gen-tests-makefile.sh
generate_mk --bash

47
tests/scripts/space_in_name.sh Executable file
View file

@ -0,0 +1,47 @@
#!/usr/bin/env bash
set -eu
yosys="$PWD/../../yosys"
# these ones are fine because bash handles it
$yosys "file name.ys"
$yosys file\ name.ys
$yosys "file name.v" -o "file name.out" -b verilog
$yosys file\ name.v -o file\ name.out -b verilog
# these already have special handling in Yosys thanks to `extra_args`
$yosys -p 'read_verilog "file name.v"'
$yosys -p 'write_verilog "file name.out"'
# this one works if passes get their arguments unquoted
$yosys -p 'script "file name.ys"'
# these get split by space and treated as two separate filenames
# $yosys -p script\ "file name.ys"
# $yosys -p script\ file\ name.ys
# $yosys -p read_verilog\ "file name.v"
# $yosys -p read_verilog\ file\ name.v
# $yosys -p write_verilog\ file\ name.out
# $yosys -p write_verilog\ "file name.out"
# what does test_args say
rm -f plugin.so
CXXFLAGS=$(../../yosys-config --cxxflags)
DATDIR=$(../../yosys-config --datdir)
DATDIR=${DATDIR//\//\\\/}
CXXFLAGS=${CXXFLAGS//$DATDIR/..\/..\/share}
../../yosys-config --exec --cxx ${CXXFLAGS} --ldflags -shared -o plugin.so plugin.cc
yosys_plugin="$yosys -m ./plugin.so"
$yosys_plugin -p test_args\ "quoted spaces"
$yosys_plugin -p test_args\ escaped\ spaces
$yosys_plugin -p test_args\ \"escaped\ quotes\"
$yosys_plugin -p 'test_args "inner quotes"'
$yosys_plugin -p 'test_args "inner \"escaped quotes\""'
$yosys_plugin -p 'read_test_args "file name.v" "file name.ys"'
$yosys_plugin -p 'write_test_args "file name.out"'
# and as a script
$yosys_plugin space_in_name.ys

105
tests/scripts/space_in_name.ys Executable file
View file

@ -0,0 +1,105 @@
logger -expect-no-warnings
# quoted strings are a single argument to passes
logger -expect log "quoted space" 1
logger -expect log "quoted" 2
logger -expect log "space" 2
logger -expect log '"escaped' 2
logger -expect log 'quotes"' 2
test_args unquoted space
test_args "quoted space"
test_args "\"escaped quotes\""
test_args '"escaped quotes"'
logger -check-expected
# empty strings can be arguments
logger -expect log "a b c" 2
log a " " b "" c
log a ' ' b '' c
logger -check-expected
# quotes can be arguments
logger -expect log '^"' 2
logger -expect log "^'" 1
test_args "'" '"' "\""
logger -check-expected
# whitespace (or a lack thereof) shouldn't break things
logger -expect log 'a. .b' 2
log a" "b
log a' 'b
logger -expect log '.a.b c' 2
log "a"b c
log 'a'b c
logger -check-expected
# numeric literals don't need quotes (unless they include a space)
logger -expect log "1'd2" 1
logger -expect log "3'b 011" 1
test_args 1'd2
test_args "3'b 011"
logger -check-expected
# sidenote that apparently logger regexp ends with '\n$', but \n in the pattern is rejected
logger -expect log "^('|\").$" 2
log "
log '
logger -check-expected
# bonus test
test_args -opt "some value here" -b "some other \"escaped value\""
# special characters can appear in strings
logger -expect log "#no comment" 2
logger -expect log ";" 1
logger -warn "a comment"
log "this is #no comment"
log this is #a comment
log "semicolon; "; log "#no comment"
logger -check-expected
# special characters are quoted in echo
logger -expect log "'#'" 1
logger -expect log "';'" 1
logger -expect log "' '" 1
logger -expect log "\"'\"" 1
logger -expect log "'\"'" 1
logger -expect log '.\\.' 1
echo on
log '#'
log ';'
log ' '
log "'"
log '"'
log '\'
echo off
logger -check-expected
# should this be a backslash or an escaped space?
log escaped\ space?
# frontend/backend args also work as expected
logger -expect log "arg: inner \"escaped quotes\"" 3
logger -expect log 'filename: file name\..{1,3}' 3
logger -expect log "filename: <stdout>" 1
logger -expect log "arg: no_quotes" 2
read_test_args -arg "inner \"escaped quotes\"" "file name.v" "file name.ys"
write_test_args -arg "inner \"escaped quotes\"" "file name.out"
read_test_args -arg no_quotes plugin.cc
write_test_args -arg no_quotes
logger -check-expected

4
tests/select/boxes_import.ys
View file

@ -24,6 +24,6 @@ select -assert-mod-count 2 =*
logger -check-expected logger -check-expected
logger -expect warning "Selection .wb. did not match any module\." 1 logger -expect warning "Selection .wb. did not match any module." 1
logger -expect error "No top module found in source design\." 1 logger -expect error "No top module found in source design." 1
design -import read -as new_wb wb design -import read -as new_wb wb

2
tests/select/unset.ys
View file

@ -6,5 +6,5 @@ EOT
select -set foo w:* select -set foo w:*
select -assert-any @foo select -assert-any @foo
select -unset foo select -unset foo
logger -expect error "Selection '\\foo' does not exist!" 1 logger -expect error 'Selection .\\foo. does not exist!' 1
select -unset foo select -unset foo

16
tests/svtypes/typedef_initial_and_assign.ys
View file

@ -1,12 +1,12 @@
logger -expect-no-warnings logger -expect-no-warnings
logger -expect warning "reg '\\var_12' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_12. is assigned in a continuous assignment' 1
logger -expect warning "reg '\\var_13' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_13. is assigned in a continuous assignment' 1
logger -expect warning "reg '\\var_14' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_14. is assigned in a continuous assignment' 1
logger -expect warning "reg '\\var_15' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_15. is assigned in a continuous assignment' 1
logger -expect warning "reg '\\var_16' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_16. is assigned in a continuous assignment' 1
logger -expect warning "reg '\\var_17' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_17. is assigned in a continuous assignment' 1
logger -expect warning "reg '\\var_18' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_18. is assigned in a continuous assignment' 1
logger -expect warning "reg '\\var_19' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_19. is assigned in a continuous assignment' 1
read_verilog -sv typedef_initial_and_assign.sv read_verilog -sv typedef_initial_and_assign.sv
hierarchy; proc; opt; async2sync hierarchy; proc; opt; async2sync

10
tests/techmap/clkbufmap.ys
View file

@ -82,7 +82,7 @@ select -assert-count 0 w:clk2 %a %co t:clkbuf %i
design -load ref design -load ref
setattr -set clkbuf_inhibit 1 w:clk1 setattr -set clkbuf_inhibit 1 w:clk1
setattr -set buffer_type "bufg" w:clk2 setattr -setstr buffer_type bufg w:clk2
clkbufmap -buf clkbuf o:i w:* a:buffer_type=none a:buffer_type=bufr %u %d clkbufmap -buf clkbuf o:i w:* a:buffer_type=none a:buffer_type=bufr %u %d
select -assert-count 3 top/t:clkbuf select -assert-count 3 top/t:clkbuf
select -assert-count 3 sub/t:clkbuf select -assert-count 3 sub/t:clkbuf
@ -98,10 +98,10 @@ select -assert-count 1 @clk2 %x:+[o] %co c:s1 %i # And that one fanout is 's0
# ---------------------- # ----------------------
design -load ref design -load ref
setattr -set buffer_type "none" w:clk1 setattr -setstr buffer_type none w:clk1
setattr -set buffer_type "bufr" w:clk2 setattr -setstr buffer_type bufr w:clk2
setattr -set buffer_type "bufr" w:sclk4 setattr -setstr buffer_type bufr w:sclk4
setattr -set buffer_type "bufr" w:sclk5 setattr -setstr buffer_type bufr w:sclk5
clkbufmap -buf clkbuf o:i w:* a:buffer_type=none a:buffer_type=bufr %u %d clkbufmap -buf clkbuf o:i w:* a:buffer_type=none a:buffer_type=bufr %u %d
select -assert-count 0 w:clk1 %a %co t:clkbuf %i select -assert-count 0 w:clk1 %a %co t:clkbuf %i
select -assert-count 0 w:clk2 %a %co t:clkbuf %i select -assert-count 0 w:clk2 %a %co t:clkbuf %i

2
tests/various/printattr.ys
View file

@ -1,5 +1,5 @@
logger -expect log ".*cells_not_processed=[01]* .*" 1 logger -expect log ".*cells_not_processed=[01]* .*" 1
logger -expect log ".*src=.<<EOT:1\.1-9\.10. .*" 1 logger -expect log '.*src=.<<EOT:1\.1-9\.10. .*' 1
read_verilog <<EOT read_verilog <<EOT
module mux2(a, b, s, y); module mux2(a, b, s, y);
input a, b, s; input a, b, s;

4
tests/various/src.ys
View file

@ -1,5 +1,5 @@
logger -expect warning "wire '\\o' is assigned in a block at <<EOT:2.11-2.17" 1 logger -expect warning 'wire .\\o. is assigned in a block at <<EOT:2.11-2.17' 1
logger -expect warning "wire '\\p' is assigned in a block at <<EOT:3.11-3.16" 1 logger -expect warning 'wire .\\p. is assigned in a block at <<EOT:3.11-3.16' 1
read_verilog <<EOT read_verilog <<EOT
module top(input i, output o, p); module top(input i, output o, p);
always @* o <= i; always @* o <= i;

6
tests/various/sta.ys
View file

@ -11,7 +11,7 @@ buffer b(.i(i), .o(w));
endmodule endmodule
EOT EOT
logger -expect warning "Critical-path does not terminate in a recognised endpoint\." 1 logger -expect warning "Critical-path does not terminate in a recognised endpoint." 1
sta sta
@ -22,7 +22,7 @@ assign o = i;
endmodule endmodule
EOT EOT
logger -expect log "No timing paths found\." 1 logger -expect log "No timing paths found." 1
sta sta
@ -56,7 +56,7 @@ const0 c(.o(p));
endmodule endmodule
EOT EOT
logger -expect warning "Cell type 'const0' not recognised! Ignoring\." 1 logger -expect warning "Cell type 'const0' not recognised! Ignoring." 1
sta sta

4
tests/various/stat.ys
View file

@ -9,7 +9,7 @@ module \top
end end
end end
EOT EOT
logger -expect log "Chip area for module '\\top': 9.072000" 1 logger -expect log 'Chip area for module .\\top.: 9.072000' 1
logger -expect-no-warnings logger -expect-no-warnings
logger -expect log " 1 9.072 cells" 1 logger -expect log " 1 9.072 cells" 1
logger -expect log " 1 9.072 sg13g2_and2_1" 1 logger -expect log " 1 9.072 sg13g2_and2_1" 1
@ -70,7 +70,7 @@ module \child
end end
EOT EOT
logger -expect log "Chip area for top module '\\top': 112.492800" 1 logger -expect log 'Chip area for top module .\\top.: 112.492800' 1
logger -expect log "of which used for sequential elements: 94.348800" 1 logger -expect log "of which used for sequential elements: 94.348800" 1
logger -expect log "2 18.144 cells" 1 logger -expect log "2 18.144 cells" 1
logger -expect log "4 112.493 cells" 1 logger -expect log "4 112.493 cells" 1

4
tests/various/stat_high_level.ys
View file

@ -82,9 +82,9 @@ module \child
end end
EOT EOT
logger -expect log "Chip area for top module '\\top': 66.000000" 1 logger -expect log 'Chip area for top module .\\top.: 66.000000' 1
logger -expect log "3 30.5 3 30.5 cells" 1 logger -expect log "3 30.5 3 30.5 cells" 1
logger -expect log "2 51 - - \$reduce_xor" 2 logger -expect log "2 51 - - \\$reduce_xor" 2
logger -expect log "8 66 2 5 cells" 2 logger -expect log "8 66 2 5 cells" 2
logger -expect-no-warnings logger -expect-no-warnings
stat -liberty ./stat_area_by_width.lib -top \top -hierarchy stat -liberty ./stat_area_by_width.lib -top \top -hierarchy

4
tests/various/stat_high_level2.ys
View file

@ -81,8 +81,8 @@ module \child
end end
EOT EOT
logger -expect log "Chip area for top module '\\top': 80.000000" 1 logger -expect log 'Chip area for top module .\\top.: 80.000000' 1
logger -expect log "1 12 1 12 \$bmux" 1 logger -expect log "1 12 1 12 \\$bmux" 1
logger -expect log "3 37.5 3 37.5 cells" 1 logger -expect log "3 37.5 3 37.5 cells" 1
logger -expect log "8 80 2 5 cells" 2 logger -expect log "8 80 2 5 cells" 2
logger -expect-no-warnings logger -expect-no-warnings

2
tests/various/sv_defines_mismatch.ys
View file

@ -1,5 +1,5 @@
# Check that we spot mismatched brackets # Check that we spot mismatched brackets
logger -expect error "Mismatched brackets in macro argument: \[ and }." 1 logger -expect error "Mismatched brackets in macro argument: \\[ and }." 1
read_verilog <<EOT read_verilog <<EOT
`define foo(x=[1,2}) `define foo(x=[1,2})
EOT EOT

2
tests/various/sv_defines_too_few.ys
View file

@ -1,6 +1,6 @@
# Check that we don't allow passing too few arguments (and, while we're at it, check that passing "no" # Check that we don't allow passing too few arguments (and, while we're at it, check that passing "no"
# arguments actually passes 1 empty argument). # arguments actually passes 1 empty argument).
logger -expect error "Cannot expand macro `foo by giving only 1 argument \(argument 2 has no default\)." 1 logger -expect error 'Cannot expand macro `foo by giving only 1 argument \(argument 2 has no default\).' 1
read_verilog <<EOT read_verilog <<EOT
`define foo(x=1, y) `define foo(x=1, y)
`foo() `foo()

2
tests/verilog/always_comb_latch_1.ys
View file

@ -9,5 +9,5 @@ always_comb begin
end end
endmodule endmodule
EOF EOF
logger -expect error "^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y' from always_comb process" 1 logger -expect error '^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y. from always_comb process' 1
proc proc

2
tests/verilog/always_comb_latch_2.ys
View file

@ -11,5 +11,5 @@ always_comb begin
end end
endmodule endmodule
EOF EOF
logger -expect error "^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y' from always_comb process" 1 logger -expect error '^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y. from always_comb process' 1
proc proc

2
tests/verilog/always_comb_latch_3.ys
View file

@ -16,5 +16,5 @@ always_comb begin
end end
endmodule endmodule
EOF EOF
logger -expect error "^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y' from always_comb process" 1 logger -expect error '^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y. from always_comb process' 1
proc proc

2
tests/verilog/always_comb_latch_4.ys
View file

@ -13,5 +13,5 @@ always_comb begin
end end
endmodule endmodule
EOF EOF
logger -expect error "^Latch inferred for signal `\\top\.\$unnamed_block\$3\.y' from always_comb process" 1 logger -expect error '^Latch inferred for signal `\\top\.\$unnamed_block\$3\.y. from always_comb process' 1
proc proc

2
tests/verilog/block_end_label_only.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Begin label missing where end label \(incorrect_name\) was given\." 1 logger -expect error 'Begin label missing where end label \(incorrect_name\) was given\.' 1
read_verilog -sv <<EOF read_verilog -sv <<EOF
module top; module top;
initial initial

2
tests/verilog/block_end_label_wrong.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Begin label \(correct_name\) and end label \(incorrect_name\) don't match\." 1 logger -expect error 'Begin label \(correct_name\) and end label \(incorrect_name\) don.t match\.' 1
read_verilog -sv <<EOF read_verilog -sv <<EOF
module top; module top;
initial initial

2
tests/verilog/block_labels.ys
View file

@ -15,7 +15,7 @@ module foo2;
endmodule endmodule
EOT EOT
logger -expect error "Begin label \(a\) and end label \(b\) don't match\." 1 logger -expect error 'Begin label \(a\) and end label \(b\) don.t match\.' 1
read_verilog <<EOT read_verilog <<EOT
module foo3; module foo3;

2
tests/verilog/bug2493.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Failed to detect width for identifier \\genblk1\.y!" 1 logger -expect error 'Failed to detect width for identifier \\genblk1\.y!' 1
read_verilog <<EOT read_verilog <<EOT
module top1; module top1;
wire x; wire x;

2
tests/verilog/conflict_assert.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Cannot add procedural assertion `\\x' because a signal with the same name was already created" 1 logger -expect error 'Cannot add procedural assertion `\\x. because a signal with the same name was already created' 1
read_verilog -sv <<EOT read_verilog -sv <<EOT
module top; module top;
wire x, y; wire x, y;

2
tests/verilog/conflict_cell_memory.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Cannot add cell `\\x' because a memory with the same name was already created" 1 logger -expect error 'Cannot add cell `\\x. because a memory with the same name was already created' 1
read_verilog <<EOT read_verilog <<EOT
module mod; module mod;
endmodule endmodule

2
tests/verilog/conflict_interface_port.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Cannot add interface port `\\i' because a signal with the same name was already created" 1 logger -expect error 'Cannot add interface port `\\i. because a signal with the same name was already created' 1
read_verilog -sv <<EOT read_verilog -sv <<EOT
interface intf; interface intf;
logic x; logic x;

2
tests/verilog/conflict_memory_wire.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Cannot add memory `\\x' because a signal with the same name was already created" 1 logger -expect error 'Cannot add memory `\\x. because a signal with the same name was already created' 1
read_verilog <<EOT read_verilog <<EOT
module top; module top;
reg [2:0] x; reg [2:0] x;

2
tests/verilog/conflict_pwire.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Cannot add pwire `\\x' because a signal with the same name was already created" 1 logger -expect error 'Cannot add pwire `\\x. because a signal with the same name was already created' 1
read_verilog -pwires <<EOT read_verilog -pwires <<EOT
module top; module top;
wire x; wire x;

2
tests/verilog/conflict_wire_memory.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Cannot add signal `\\x' because a memory with the same name was already created" 1 logger -expect error 'Cannot add signal `\\x. because a memory with the same name was already created' 1
read_verilog <<EOT read_verilog <<EOT
module top; module top;
reg [2:0] x [0:0]; reg [2:0] x [0:0];

2
tests/verilog/gen_block_end_label_only.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Begin label missing where end label \(incorrect_name\) was given\." 1 logger -expect error 'Begin label missing where end label \(incorrect_name\) was given\.' 1
read_verilog -sv <<EOF read_verilog -sv <<EOF
module top; module top;
if (1) if (1)

2
tests/verilog/gen_block_end_label_wrong.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Begin label \(correct_name\) and end label \(incorrect_name\) don't match\." 1 logger -expect error 'Begin label \(correct_name\) and end label \(incorrect_name\) don.t match\.' 1
read_verilog -sv <<EOF read_verilog -sv <<EOF
module top; module top;
if (1) if (1)

2
tests/verilog/genblk_port_decl.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Cannot declare module port `\\x' within a generate block\." 1 logger -expect error 'Cannot declare module port `\\x. within a generate block\.' 1
read_verilog <<EOT read_verilog <<EOT
module top(x); module top(x);
generate generate

2
tests/verilog/hidden_decl.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Identifier `\\y' is implicitly declared and `default_nettype is set to none" 1 logger -expect error 'Identifier `\\y. is implicitly declared and `default_nettype is set to none' 1
read_verilog <<EOT read_verilog <<EOT
`default_nettype none `default_nettype none
module top1; module top1;

2
tests/verilog/macro_unapplied.ys
View file

@ -8,7 +8,7 @@ EOT
design -reset design -reset
logger -expect error "Expected to find '\(' to begin macro arguments for 'MACRO', but instead found ';'" 1 logger -expect error "Expected to find '\\(' to begin macro arguments for 'MACRO', but instead found ';'" 1
read_verilog -sv <<EOT read_verilog -sv <<EOT
`define MACRO(a = 1, b = 2) initial $display("MACRO(a = %d, b = %d)", a, b) `define MACRO(a = 1, b = 2) initial $display("MACRO(a = %d, b = %d)", a, b)
module top; module top;

2
tests/verilog/macro_unapplied_newline.ys
View file

@ -1,4 +1,4 @@
logger -expect error "Expected to find '\(' to begin macro arguments for 'foo', but instead found '\\x0a'" 1 logger -expect error 'Expected to find .\(. to begin macro arguments for .foo., but instead found .\\x0a.' 1
read_verilog -sv <<EOT read_verilog -sv <<EOT
`define foo(a=1) (a) `define foo(a=1) (a)
`foo `foo

2
tests/verilog/module_end_label.ys
View file

@ -7,7 +7,7 @@ EOF
design -reset design -reset
logger -expect error "Module name \(correct_name\) and end label \(incorrect_name\) don't match\." 1 logger -expect error 'Module name \(correct_name\) and end label \(incorrect_name\) don.t match\.' 1
read_verilog -sv <<EOF read_verilog -sv <<EOF
module correct_name; module correct_name;
localparam X = 1; localparam X = 1;

2
tests/verilog/package_end_label.ys
View file

@ -7,7 +7,7 @@ EOF
design -reset design -reset
logger -expect error "Package name \(correct_name\) and end label \(incorrect_name\) don't match\." 1 logger -expect error 'Package name \(correct_name\) and end label \(incorrect_name\) don.t match\.' 1
read_verilog -sv <<EOF read_verilog -sv <<EOF
package correct_name; package correct_name;
localparam X = 1; localparam X = 1;

2
tests/verilog/param_no_default_unbound_1.ys
View file

@ -8,5 +8,5 @@ module top;
endmodule endmodule
EOF EOF
logger -expect error "Parameter `\\X' has no default value and has not been overridden!" 1 logger -expect error 'Parameter `\\X. has no default value and has not been overridden!' 1
hierarchy -top top hierarchy -top top

2
tests/verilog/param_no_default_unbound_2.ys
View file

@ -8,5 +8,5 @@ module top;
endmodule endmodule
EOF EOF
logger -expect error "Parameter `\\X' has no default value and has not been overridden!" 1 logger -expect error 'Parameter `\\X. has no default value and has not been overridden!' 1
hierarchy -top top hierarchy -top top

2
tests/verilog/param_no_default_unbound_3.ys
View file

@ -8,5 +8,5 @@ module top;
endmodule endmodule
EOF EOF
logger -expect error "Parameter `\\Y' has no default value and has not been overridden!" 1 logger -expect error 'Parameter `\\Y. has no default value and has not been overridden!' 1
hierarchy -top top hierarchy -top top

2
tests/verilog/param_no_default_unbound_4.ys
View file

@ -8,5 +8,5 @@ module top;
endmodule endmodule
EOF EOF
logger -expect error "Parameter `\\X' has no default value and has not been overridden!" 1 logger -expect error 'Parameter `\\X. has no default value and has not been overridden!' 1
hierarchy -top top hierarchy -top top

2
tests/verilog/param_no_default_unbound_5.ys
View file

@ -8,5 +8,5 @@ module top;
endmodule endmodule
EOF EOF
logger -expect error "Parameter `\\X' has no default value and has not been overridden!" 1 logger -expect error 'Parameter `\\X. has no default value and has not been overridden!' 1
hierarchy -top top hierarchy -top top

4
tests/verilog/string-literals.ys
View file

@ -146,7 +146,7 @@ logger -check-expected
design -reset design -reset
# Test octal escape out of range. # Test octal escape out of range.
logger -expect warning "octal escape exceeds \\377" 1 logger -expect warning 'octal escape exceeds \\377' 1
read_verilog << EOF read_verilog << EOF
module top; module top;
wire[7:0] x = "\400"; wire[7:0] x = "\400";
@ -156,7 +156,7 @@ logger -check-expected
design -reset design -reset
# Test invalid octal digit. # Test invalid octal digit.
logger -expect warning "'\?' not a valid digit in octal escape sequence" 1 logger -expect warning "'\\?' not a valid digit in octal escape sequence" 1
read_verilog << EOF read_verilog << EOF
module top; module top;
wire[7:0] x = "\0?"; wire[7:0] x = "\0?";

10
tests/verilog/wire_and_var.ys
View file

@ -1,9 +1,9 @@
logger -expect warning "wire '\\wire_1' is assigned in a block" 1 logger -expect warning 'wire .\\wire_1. is assigned in a block' 1
logger -expect warning "reg '\\reg_2' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\reg_2. is assigned in a continuous assignment' 1
logger -expect warning "reg '\\var_reg_2' is assigned in a continuous assignment" 1 logger -expect warning 'reg .\\var_reg_2. is assigned in a continuous assignment' 1
logger -expect warning "wire '\\wire_logic_1' is assigned in a block" 1 logger -expect warning 'wire .\\wire_logic_1. is assigned in a block' 1
logger -expect warning "wire '\\wire_integer_1' is assigned in a block" 1 logger -expect warning 'wire .\\wire_integer_1. is assigned in a block' 1
read_verilog -sv wire_and_var.sv read_verilog -sv wire_and_var.sv