3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-09 09:21:58 +00:00
yosys/tests/scripts/file name.v
2025-09-24 12:07:30 +12:00

2 lines
24 B
Verilog

module top();
endmodule