WIP: fpga support and arty a7 100t #38

Draft
programmerjake wants to merge 12 commits from programmerjake/fayalite:fpga-support-and-arty-a7-100t into master

I got blinky to work on the Arty A7 100T! (though the reset input is inverted so it only works while you hold down the reset button.)

Commands I used:

cargo run --example blinky -- yosys-nextpnr-xray --nextpnr-xilinx-chipdb-dir ~/projects/libre-chip-deps/nextpnr-xilinx/xilinx/ --prjxray-db-dir ~/projects/libre-chip-deps/prjxray-db/ --device xc7a100ticsg324-1L -o target/blinky-out --clock-frequency=$((1000*1000*100))
sudo openFPGALoader --board arty_a7_100t target/blinky-out/blinky.bit

Fixes: libre-chip/grant-tracking#4
Fixes: libre-chip/grant-tracking#6

It still needs:

  • system for generating .xdc constraint file from annotations on I/O of the main module, currently I hard-coded a minimal file for blinky
  • system for getting the available peripherals on the current board and wiring them up to the rest of your circuit and generating those I/O annotations

done:

I got blinky to work on the Arty A7 100T! (though the reset input is inverted so it only works while you hold down the reset button.) Commands I used: ```bash cargo run --example blinky -- yosys-nextpnr-xray --nextpnr-xilinx-chipdb-dir ~/projects/libre-chip-deps/nextpnr-xilinx/xilinx/ --prjxray-db-dir ~/projects/libre-chip-deps/prjxray-db/ --device xc7a100ticsg324-1L -o target/blinky-out --clock-frequency=$((1000*1000*100)) sudo openFPGALoader --board arty_a7_100t target/blinky-out/blinky.bit ``` Fixes: libre-chip/grant-tracking#4 Fixes: libre-chip/grant-tracking#6 It still needs: * [ ] system for generating .xdc constraint file from annotations on I/O of the main module, currently I hard-coded a minimal file for blinky * [ ] system for getting the available peripherals on the current board and wiring them up to the rest of your circuit and generating those I/O annotations done: * [x] docs or a script to build all the dependencies -- https://git.libre-chip.org/libre-chip/fayalite-deps * [x] building a .bit file in CI
programmerjake added 8 commits 2025-10-10 08:16:18 +00:00
programmerjake added 1 commit 2025-10-11 00:11:27 +00:00
fix redirects
All checks were successful
/ deps (pull_request) Successful in 18m0s
/ test (pull_request) Successful in 5m42s
adf485c44a
programmerjake added 1 commit 2025-10-11 00:58:42 +00:00
try building .bit file
Some checks failed
/ deps (pull_request) Successful in 18s
/ test (pull_request) Failing after 2m39s
97878e100a
programmerjake added 1 commit 2025-10-14 10:48:05 +00:00
generate Arty A7 100T .bit file for blinky example in CI
Some checks failed
/ test (pull_request) Has been cancelled
f310532eaa
programmerjake force-pushed fpga-support-and-arty-a7-100t from f310532eaa to faf1e5113c 2025-10-14 10:50:10 +00:00 Compare
programmerjake added 1 commit 2025-10-15 11:12:23 +00:00
WIP adding annotations for generating the .xdc file for yosys-nextpnr-prjxray
All checks were successful
/ test (pull_request) Successful in 4m26s
c2df30f844
programmerjake force-pushed fpga-support-and-arty-a7-100t from c2df30f844 to 676c1e3b7d 2025-10-15 11:29:32 +00:00 Compare
Some checks are pending
/ test (pull_request) Successful in 4m27s
Required
Details
/ deps (pull_request)
Required
This pull request is marked as a work in progress.
View command line instructions

Checkout

From your project repository, check out a new branch and test the changes.
git fetch -u fpga-support-and-arty-a7-100t:programmerjake-fpga-support-and-arty-a7-100t
git checkout programmerjake-fpga-support-and-arty-a7-100t
Sign in to join this conversation.
No reviewers
No labels
No milestone
No project
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: libre-chip/fayalite#38
No description provided.