NLnet 2024-12-324 Write support for board interface descriptions and the code for running the FPGA toolchain (similar to the existing code for running SymbiYosys -- the current formal verification toolchain). #4

Closed
opened 2025-08-26 06:25:23 +00:00 by programmerjake · 1 comment

Issue for tracking progress of a subtask of NLnet grant 2024-12-324:
Write support for board interface descriptions and the code for running the FPGA toolchain (similar to the existing code for running SymbiYosys -- the current formal verification toolchain).

Issue for tracking progress of a subtask of [NLnet grant 2024-12-324](https://git.libre-chip.org/libre-chip/grant-tracking/src/branch/master/nlnet-2024-12-324/progress.md): Write support for board interface descriptions and the code for running the FPGA toolchain (similar to the existing code for running SymbiYosys -- the current formal verification toolchain). <!-- add additional content here if you like -->
programmerjake added this to the NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs project 2025-08-26 06:25:23 +00:00
programmerjake self-assigned this 2025-09-10 10:16:14 +00:00
Author
Owner

"Results" from request for payment for this and #6, since it's probably useful for others:

I rewrote the code for Fayalite's CLI to support being extensible from outside the Fayalite library, as well as to have a graph-based build process. I then added support for using yosys, nextpnr-xilinx, and prjxray to build FPGA bitstreams for selected Xilinx 7-series FPGAs. I also added an API for making it much easier to use peripherals from the selected FPGA board, for now it just includes the clock, reset, and LEDs on the Arty A7 boards.

Main PR:
libre-chip/fayalite#38

New repo that builds podman/docker container images with all the external dependencies needed (though I tried to make Fayalite work fine if you built those dependencies yourself instead of using the container image):
https://git.libre-chip.org/libre-chip/fayalite-deps

I also added docs for building the Blinky example for the Arty A7 100T:
libre-chip/fayalite#40

"Results" from request for payment for this and #6, since it's probably useful for others: I rewrote the code for Fayalite's CLI to support being extensible from outside the Fayalite library, as well as to have a graph-based build process. I then added support for using yosys, nextpnr-xilinx, and prjxray to build FPGA bitstreams for selected Xilinx 7-series FPGAs. I also added an API for making it much easier to use peripherals from the selected FPGA board, for now it just includes the clock, reset, and LEDs on the Arty A7 boards. Main PR: https://git.libre-chip.org/libre-chip/fayalite/pulls/38 New repo that builds podman/docker container images with all the external dependencies needed (though I tried to make Fayalite work fine if you built those dependencies yourself instead of using the container image): https://git.libre-chip.org/libre-chip/fayalite-deps I also added docs for building the Blinky example for the Arty A7 100T: https://git.libre-chip.org/libre-chip/fayalite/pulls/40
Sign in to join this conversation.
No labels
No milestone
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Reference: libre-chip/grant-tracking#4
No description provided.