|
|
094c77e26e
|
add #[hdl(get(|v| ...))] type GetStuff<P: PhantomConstGet<MyStruct>> = MyType or DynSize;
|
2025-10-26 03:25:35 -07:00 |
|
|
|
d2c8b023bf
|
deny broken docs
|
2025-10-26 03:25:35 -07:00 |
|
|
|
c043ee54d0
|
fix rustdoc warning for link in readme
|
2025-10-26 03:25:35 -07:00 |
|
|
|
edcc5927a5
|
don't cache external job failures if they could be caused by the user killing processes
/ test (pull_request) Successful in 4m51s
/ test (push) Successful in 5m30s
|
2025-10-24 02:27:20 -07:00 |
|
|
|
7dc4417874
|
add test_many_memories so we catch if memories are iterated in an inconsistent order like in 838bd469ce
/ test (pull_request) Successful in 4m44s
/ test (push) Successful in 5m22s
|
2025-10-24 01:40:30 -07:00 |
|
|
|
838bd469ce
|
change SimulationImpl::trace_memories to a BTreeMap for consistent iteration order
|
2025-10-24 00:53:13 -07:00 |
|
|
|
b6e4cd0614
|
move FormalMode to crate::testing and add to prelude
|
2025-10-24 00:14:04 -07:00 |
|
|
|
3e5b2f126a
|
make UIntInRange[Inclusive][Type] castable from/to any UInt<N> and add methods to get bit_width, start, and end
|
2025-10-23 23:52:41 -07:00 |
|
|
|
040cefea21
|
add tx_only_uart example to readme
/ test (pull_request) Successful in 4m43s
/ test (push) Successful in 5m21s
|
2025-10-22 20:31:25 -07:00 |
|
|
|
3267cb38c4
|
build tx_only_uart in CI
/ test (pull_request) Successful in 4m41s
|
2025-10-22 20:12:08 -07:00 |
|
|
|
b3cc28e2b6
|
add transmit-only UART example
/ test (pull_request) Successful in 4m33s
|
2025-10-22 20:11:02 -07:00 |
|
|
|
26840daf13
|
arty_a7: add divided clocks as available input peripherals so you're not stuck with 100MHz
|
2025-10-22 20:11:02 -07:00 |
|
|
|
4d9e8d3b47
|
Add building blinky example to the readme
/ test (pull_request) Successful in 4m31s
/ test (push) Successful in 5m9s
|
2025-10-21 23:00:16 -07:00 |
|
|
|
c6feea6d51
|
properly handle all XilinxAnnotations, this makes nextpnr-xilinx properly pick up the clock frequency
/ test (pull_request) Successful in 4m34s
/ test (push) Successful in 5m9s
|
2025-10-21 22:24:02 -07:00 |
|
|
|
409992961c
|
switch to using verilog for reset synchronizer so we can use attributes on FDPE instances
|
2025-10-21 22:24:02 -07:00 |
|
|
|
2bdc8a7c72
|
WIP adding xdc create_clock -- nextpnr-xilinx currently ignores it
/ test (pull_request) Successful in 4m35s
|
2025-10-19 23:13:28 -07:00 |
|
|
|
477a1f2d29
|
Add peripherals and Arty A7 platforms -- blinky works correctly now on arty-a7-100t!
|
2025-10-19 23:13:28 -07:00 |
|
|
|
4d54f903be
|
move vendor module to top level
|
2025-10-17 15:00:19 -07:00 |
|
|
|
3f5dd61e46
|
WIP adding Platform
/ test (pull_request) Successful in 4m28s
|
2025-10-17 05:55:22 -07:00 |
|
|
|
def406ab52
|
group all xilinx annotations together
/ test (pull_request) Successful in 4m23s
|
2025-10-16 04:53:58 -07:00 |
|
|
|
a565be1b09
|
do some clean up
/ test (pull_request) Successful in 4m24s
|
2025-10-16 04:32:56 -07:00 |
|
|
|
676c1e3b7d
|
WIP adding annotations for generating the .xdc file for yosys-nextpnr-prjxray
/ test (pull_request) Successful in 4m27s
|
2025-10-15 04:29:00 -07:00 |
|
|
|
169be960f8
|
generate Arty A7 100T .bit file for blinky example in CI
|
2025-10-15 04:29:00 -07:00 |
|
|
|
2b52799f5c
|
try building .bit file
|
2025-10-15 04:29:00 -07:00 |
|
|
|
35f98f3229
|
fix redirects
|
2025-10-15 04:29:00 -07:00 |
|
|
|
8a63ea89d0
|
WIP adding yosys-nextpnr-xray xilinx fpga toolchain -- blinky works on arty a7 100t (except for inverted reset)
|
2025-10-15 04:29:00 -07:00 |
|
|
|
84c5978eaf
|
WIP build Xilinx FPGA dependencies in CI
|
2025-10-15 04:29:00 -07:00 |
|
|
|
42e3179a60
|
change cache directory name to be fayalite-specific
|
2025-10-15 04:29:00 -07:00 |
|
|
|
53ae3ff670
|
mark create-unix-shell-script as incomplete in CLI
|
2025-10-15 04:29:00 -07:00 |
|
|
|
7af9abfb6f
|
switch to using new crate::build system
|
2025-10-15 04:29:00 -07:00 |
|
|
|
aacd05378f
|
WIP converting from cli.rs to build/*.rs
|
2025-10-15 04:29:00 -07:00 |
|
|
|
908ccef674
|
added automatically-added dependencies; added caching for external jobs
|
2025-10-15 04:29:00 -07:00 |
|
|
|
057670c12a
|
WIP adding FPGA support -- build module should be complete
|
2025-10-15 04:29:00 -07:00 |
|
|
|
f8ac78abd6
|
Remove extraneous #[automatically_derived] annotations that are causing warnings as reported by Tobias
/ deps (pull_request) Successful in 20s
/ test (pull_request) Successful in 4m54s
/ deps (push) Successful in 13s
/ test (push) Successful in 5m24s
|
2025-10-15 04:17:47 -07:00 |
|
|
|
64ec6c0dcc
|
switch to use server's new actions org
/ deps (pull_request) Successful in 12m59s
/ test (pull_request) Successful in 4m58s
/ deps (push) Successful in 13s
/ test (push) Successful in 5m29s
|
2025-10-09 23:48:17 -07:00 |
|
|
|
c06ef56482
|
add NLnet grant 2024-12-324 to readme
/ deps (pull_request) Successful in 16s
/ test (pull_request) Successful in 4m48s
/ deps (push) Successful in 14s
/ test (push) Successful in 5m19s
|
2025-09-08 23:08:25 -07:00 |
|
|
|
db9b1c202c
|
add simulator support for sim-only values
/ deps (pull_request) Successful in 17s
/ test (pull_request) Successful in 4m59s
/ deps (push) Successful in 14s
/ test (push) Successful in 5m30s
|
2025-09-08 22:19:43 -07:00 |
|
|
|
d3dd66cbf0
|
add rust-src component in CI for consistent error messages
|
2025-09-08 22:18:10 -07:00 |
|
|
|
b5b1ee866c
|
converted to using get_state_part_kinds!
|
2025-09-05 19:10:06 -07:00 |
|
|
|
f0e3aef061
|
add get_state_part_kinds! macro
|
2025-09-05 19:07:07 -07:00 |
|
|
|
6d36698adf
|
move public paths of sim::{Compiled,Compiler} to sim::compiler
|
2025-08-26 19:23:21 -07:00 |
|
|
|
e7e831cf00
|
split out simulator compiler into a separate module
|
2025-08-26 19:17:21 -07:00 |
|
|
|
4008c311bf
|
format code after switching to edition 2024
/ deps (pull_request) Successful in 16s
/ test (pull_request) Successful in 4m58s
/ deps (push) Successful in 14s
/ test (push) Successful in 5m23s
|
2025-08-24 16:35:21 -07:00 |
|
|
|
ef85d11327
|
try to get actions to run
/ deps (pull_request) Successful in 12m11s
/ test (pull_request) Successful in 5m6s
|
2025-08-24 16:14:03 -07:00 |
|
|
|
ae7c4be9dc
|
remove get_many_mut since it was stabilized in std as get_disjoint_mut
/ deps (pull_request) Has been cancelled
/ test (pull_request) Has been cancelled
|
2025-08-24 15:53:21 -07:00 |
|
|
|
65f9ab32f4
|
switch to edition 2024
|
2025-08-24 15:53:21 -07:00 |
|
|
|
67e66ac3bd
|
upgrade to rust 1.89.0
|
2025-08-24 15:53:21 -07:00 |
|
|
|
668e714dc9
|
actually test always_zero hasher
/ deps (pull_request) Successful in 16s
/ test (pull_request) Successful in 4m58s
/ deps (push) Successful in 13s
/ test (push) Successful in 5m32s
|
2025-04-09 21:11:09 -07:00 |
|
|
|
88323a8c16
|
run some tests with always_zero hasher
/ deps (pull_request) Successful in 17s
/ test (pull_request) Successful in 5m1s
/ deps (push) Successful in 13s
/ test (push) Successful in 5m36s
|
2025-04-09 21:03:57 -07:00 |
|
|
|
91e1b619e8
|
switch to petgraph 0.8.1 now that my PR was merged and released to crates.io
/ deps (pull_request) Successful in 18s
/ test (pull_request) Successful in 4m25s
|
2025-04-09 20:48:40 -07:00 |
|
