3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 09:35:32 +00:00
Commit graph

15696 commits

Author SHA1 Message Date
Martin Povišer
b5752dfe16 alumacc: Fix missing signedness check 2025-02-04 13:05:53 +01:00
Adrian Parvin Ouano
23b3638c1e alumacc: alternative cmp unification implementation 2025-02-04 11:52:37 +01:00
github-actions[bot]
77af7962af Bump version 2025-02-04 00:20:30 +00:00
Krystine Sherwin
d73c58fad1
docs/rosette: Sort, Struct, and PrintVisitor sections 2025-02-04 12:24:34 +13:00
Akash Levy
993b23e747 Merge upstream 2025-02-03 09:33:16 -08:00
Martin Povišer
f0aaa5d419
Merge pull request #4845 from YosysHQ/catherine/ci-ubsan
CI: Sanitize for undefined behavior
2025-02-03 16:40:29 +01:00
Martin Povišer
212d2a6d6e lib/fst: Remove unaligned pointer access 2025-02-03 11:13:07 +01:00
Catherine
f5c53a99e7 CI: Sanitize for undefined behavior. 2025-02-03 10:19:19 +01:00
Martin Povišer
92afe26d6b
Merge pull request #4879 from YosysHQ/krys/ub_fixes
Fixing undefined behaviours
2025-02-03 09:56:48 +01:00
alaindargelas
67a19613e5
Merge pull request #50 from alaindargelas/calc_fanout
remove not needed code
2025-01-31 16:27:23 -08:00
Alain Dargelas
4a1af2f780 remove not needed code 2025-01-31 16:26:17 -08:00
alaindargelas
9a11df11ae
Merge pull request #49 from alaindargelas/calc_fanout
Calculate cell fanout (post-synthesis)
2025-01-31 15:35:52 -08:00
Alain Dargelas
8213dd1dcf Code review 2025-01-31 15:29:33 -08:00
Alain Dargelas
4861aefcd8 Fix test 2025-01-31 13:28:48 -08:00
Alain Dargelas
b4787c787f Calculate cell fanout (post-synthesis) 2025-01-31 10:17:34 -08:00
Akash Levy
a96a433370
Merge branch 'YosysHQ:main' into main 2025-01-31 09:59:04 -08:00
N. Engelhardt
303a386ecc create duplicate IOFFs if multiple output ports are connected to the same register 2025-01-31 11:28:57 +01:00
Krystine Sherwin
0ec5f1b756
pmgen: Move passes out of pmgen folder
- Techlib pmgens are now in relevant techlibs/*.
- `peepopt` pmgens are now in passes/opt.
- `test_pmgen` is still in passes/pmgen.
- Update `Makefile.inc` and `.gitignore` file(s) to match new `*_pm.h` location,
  as well as the `#include`s.
- Change default `%_pm.h` make target to `techlibs/%_pm.h` and move it to the
  top level Makefile.
- Update pmgen target to use `$(notdir $*)` (where `$*` is the part of the file
  name that matched the '%' in the target) instead of `$(subst _pm.h,,$(notdir
  $@))`.
2025-01-31 15:18:28 +13:00
github-actions[bot]
18a7c00382 Bump version 2025-01-31 00:20:35 +00:00
KrystalDelusion
7050b3c992
Makefile: Add run-test.mk to clean 2025-01-31 12:30:25 +13:00
KrystalDelusion
cf52cf3009
nowrshmsk: Check for stride==0
log2(0) returns -inf, which gives undefined behaviour when casting to an int.  So catch the case when it's 0 just set the width to 0.
2025-01-31 12:15:53 +13:00
KrystalDelusion
31b00b4c72
celledges: Use b_width_capped for left shifts
`b_width_capped` already exists for preventing arithmetic overflow, limiting the value of `b_width` to 30.  This just changes the left shifts to also use it.
The caveat of incorrect results for extremely large values of `a_width` still applies, as does the improbability of that actually happening.
This fixes #4844 (or at least, the floating point exception; the circuit still isn't valid but I think that's fine).
2025-01-31 11:03:33 +13:00
Akash Levy
66186f11fd
Merge branch 'YosysHQ:main' into main 2025-01-30 14:00:19 -08:00
Øystein Hovind
ed076bc168 extract_fa: Invert xor3/xnor3 output when inverting majority3 input 2025-01-30 18:45:07 +01:00
Jannis Harder
40c690b030 extract_fa: Add test case 2025-01-30 18:45:06 +01:00
Emil J
f445479374
Merge pull request #4878 from YosysHQ/emil/fix-wreduce-warning-in-pool
wreduce: fix warning for deprecated IdString::in(pool<IdString>)
2025-01-30 15:53:46 +01:00
Robin Ole Heinemann
0ab13924a5 write_verilog: log_abort on unhandled $check flavor 2025-01-30 14:18:02 +00:00
Robin Ole Heinemann
2f11dc87c9 write_verilog: emit $check cell names as labels 2025-01-30 14:18:02 +00:00
Emil J. Tywoniak
c2691207df wreduce: fix warning for deprecated IdString::in(pool<IdString>) 2025-01-30 12:01:30 +01:00
github-actions[bot]
954250d1df Bump version 2025-01-30 00:20:17 +00:00
Peter Gadfort
9534f4ab80 check if characters are found and use size if not 2025-01-29 15:56:05 -05:00
Wanda
9d4630484f mailmap: fix up some identities. 2025-01-29 01:39:09 +01:00
N. Engelhardt
25b400982b detect aliased I/O ports 2025-01-28 17:37:23 +01:00
N. Engelhardt
9da4fe747e fix bus ioff inference 2025-01-28 11:23:36 +01:00
David Sawatzke
09ead2daa9 tcl: Update help message to clarify usage of result.string
In the current documentation, it's unclear if `result.string` serves as
an example of a string name. It is furthermore unclear what the purpose
of `result.string` is. Clarify this by adding a small explanation (and
fix a typo)
2025-01-28 09:42:39 +01:00
Akash Levy
83800df3aa
Merge pull request #48 from alaindargelas/tmp_file_vcd2fst
Tmp file for vcd2fst
2025-01-27 22:46:38 -08:00
Akash Levy
29710e6677 Rename to bus_rebuild 2025-01-27 17:56:24 -08:00
Akash Levy
14f8179e51 Splitcells was missing $aldff 2025-01-27 17:55:19 -08:00
Martin Povišer
1d57a7cf6b macc_v2: Relax and fix cell check 2025-01-27 15:52:49 +01:00
Martin Povišer
916fe998ab macc_v2: Add test 2025-01-27 13:19:26 +01:00
Martin Povišer
6c76dcec3e macc_v2: Fix v2 omissions 2025-01-27 13:08:44 +01:00
Martin Povišer
aabb4ea1df macc_v2: Fix checks and parameter padding 2025-01-27 13:08:19 +01:00
Akash Levy
9261d6f31e
Merge branch 'YosysHQ:main' into main 2025-01-24 14:23:41 -08:00
Krystine Sherwin
1b6b6a77ba
docs/rosette: Add details for Scope
Add a diff file and use it for showing changes from smtlib to rosette.
Also add relevant sections of diff to Sort and Struct sections.
2025-01-25 09:51:20 +13:00
N. Engelhardt
2241a65f78 fix tests not expecting ioffs 2025-01-24 21:29:10 +01:00
N. Engelhardt
1cf8e7c7db add ioff inference for qlf_k6n10f 2025-01-24 21:17:15 +01:00
Martin Povišer
3184b335da macc_v2: Fix language constructs in simlib model 2025-01-24 13:22:30 +01:00
Martin Povišer
cb8f855f34 rtlil: Fix macc_v2 cell check 2025-01-24 12:38:03 +01:00
Martin Povišer
1e8aa56f7f macc_v2: Init simlib model 2025-01-24 12:38:03 +01:00
Martin Povišer
61450e8b6e Update codebase for macc_v2 2025-01-24 12:38:03 +01:00