3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-04 11:55:41 +00:00
Commit graph

5 commits

Author SHA1 Message Date
Artur Swiderski
dd9c11c035 fix input -> output timings 2020-12-06 14:07:41 +01:00
Artur Swiderski
cab1f9872b minor changes 2020-12-06 12:24:44 +01:00
Artur Swiderski
1452cd88e8 remove cycloneive 2020-11-14 18:05:14 +01:00
Artur Swiderski
f8bcb78a32 cleanup in le tests 2020-11-03 00:35:35 +01:00
Artur Swiderski
36bd075865 start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00