mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity
13791 commits 95 branches 53 tags 45 MiB
Commit graph

13791 commits

This branch
This branch
All branches
Author SHA1 Message Date
Akash Levy
a42f4dbedb
Merge branch 'YosysHQ:main' into master 2024-07-18 00:10:20 -07:00
github-actions[bot]
49f547782c Bump version 2024-07-16 00:18:08 +00:00
Emil J
1166238c0f
Merge pull request #4176 from povik/opt_expr-performance 
Improve `opt_expr` performance
 2024-07-15 16:10:25 +02:00
Emil J
9abdf363a3
Merge pull request #4428 from kallisti5/haikuisms 
haiku: Basic fixes to build under Haiku
 2024-07-15 13:32:24 +02:00
Alexander von Gluck
2f514487cb haiku: Basic fixes to build under Haiku 2024-07-15 12:57:34 +02:00
Emil J. Tywoniak
532188f239 opt_expr: change info message 2024-07-15 11:14:47 +02:00
Akash Levy
f18ddb5db2 Remove wide operator control 2024-07-10 12:53:59 -07:00
Akash Levy
8c43571fea
Merge branch 'YosysHQ:main' into master 2024-07-09 17:57:51 -07:00
github-actions[bot]
b08688f711 Bump version 2024-07-10 00:18:13 +00:00
Miodrag Milanović
65834440ad
Merge pull request #4482 from YosysHQ/micko/vs_build 
Use alternate location for VS build required files
 2024-07-09 15:48:46 +02:00
Miodrag Milanovic
130dee6e56 Use alternate location for VS build required files 2024-07-09 14:19:33 +02:00
Miodrag Milanovic
b9181aaad2 Next dev cycle 2024-07-09 09:27:23 +02:00
Miodrag Milanovic
ead4718e56 Enable extensions for CI 2024-07-09 09:22:37 +02:00
Miodrag Milanovic
c6e5e0b26b Release version 0.43 2024-07-09 09:11:59 +02:00
Akash Levy
8f4b66ae77 Set db_infer_wide_operators externally 2024-07-08 08:32:34 -07:00
Akash Levy
aec3df36d1 Make flatten less expressive 2024-07-07 21:46:23 -07:00
Akash Levy
39e8fc90bc Smallfix 2024-07-07 17:33:33 -07:00
Akash Levy
9fc7a31fe6 Smallfix 2024-07-07 15:47:57 -07:00
Akash Levy
75af87023e Smallfix 2024-07-07 15:36:04 -07:00
Akash Levy
f40d54736b Update Verific to June_2024 release 2024-07-07 15:21:10 -07:00
Akash Levy
c85b8a8a4d
Merge branch 'YosysHQ:main' into master 2024-07-06 15:12:11 -07:00
N. Engelhardt
dac5bd1983
Merge pull request #4455 from phsauter/shiftadd-limit-padding 
peepopt: limit padding from shiftadd
 2024-07-06 08:10:25 +02:00
Akash Levy
70016a08b8 Disable debug 2024-07-03 06:55:53 -07:00
Akash Levy
30241e07eb Fix segfault 2024-07-03 02:29:48 -07:00
Akash Levy
80b50f136d Debug on 2024-07-02 19:02:58 -07:00
Akash Levy
e22cded6d4 Fix 2024-07-02 17:36:41 -07:00
Akash Levy
fcd073ab51 Smallfix 2024-07-02 15:13:58 -07:00
Akash Levy
6204be060c Enable Verific 2024-07-02 15:13:03 -07:00
Akash Levy
0596766cbd Merge upstream yosys changes 2024-07-01 18:33:38 -07:00
Akash Levy
0b47da5969 Smallfix 2024-07-01 12:51:46 -07:00
Akash Levy
5def05a5dd Smallfix 2024-07-01 04:20:52 -07:00
Akash Levy
fe0c3b0ae1 Update verific 2024-07-01 03:38:59 -07:00
Akash Levy
fee4caafb7 Don't display on stdout in py_wrap_generator when using log_to_stream 2024-07-01 02:29:49 -07:00
github-actions[bot]
a739e21a5f Bump version 2024-06-29 00:16:56 +00:00
Catherine
580aaa362d
opt_lut_ins: fix name of global object. NFCI 2024-06-28 15:12:36 +00:00
Akash Levy
dec43679be See if this fixes issues on Innatera design 2024-06-28 03:13:38 -07:00
Martin Povišer
07daf61ae6
Merge pull request #4467 from povik/fix-add-shiftx 
rtlil: Fix `addShiftx` for signed shifts
 2024-06-26 18:17:28 +02:00
Emil J. Tywoniak
01f332e750 opt_expr: reduce mostly harmless warning to log 2024-06-25 20:18:49 +02:00
github-actions[bot]
1288166f7a Bump version 2024-06-25 00:17:11 +00:00
Miodrag Milanović
1e401c3e04
Merge pull request #4460 from YosysHQ/micko/c++17 
Make C++17 compiler required
 2024-06-24 19:54:30 +02:00
Martin Povišer
fa4a2b6b0d opt_expr: In clkinv loop ignore irrelevant cells early 
Each call to `handle_clkpol_celltype_swap` has a conversion of the
cell's type ID to an allocated string. This can sum up to a
non-negligible time being spent in the clkpol code even for a design
which doesn't have any flip-flop gates.
 2024-06-24 18:32:33 +02:00
Martin Povišer
7a8a69b65c opt_expr: Revisit sorting in replace_const_cells 
Avoid building a cell-to-inbit map when sorting the cells, add a warning
if we are unable to sort, and move the code treating non-combinational
cells ahead of the rest (this means we don't need to pass
non-combinational cells to the TopoSort object at all).
 2024-06-24 18:32:33 +02:00
Miodrag Milanovic
777624ccf5 Make yosys-config dependant of Makefile 2024-06-24 16:08:08 +02:00
Martin Povišer
89d939334e rtlil: Fix addShiftx for signed shifts 
Only the `B` input (the shift amount) can be marked as signed on a
`$shiftx` cell. Adapt the helper accordingly and prevent it from
creating invalid RTLIL when called with `is_signed` set. Previously
it would mark both `A` and `B` as signed.
 2024-06-21 15:14:08 +02:00
github-actions[bot]
6c8ae44ae7 Bump version 2024-06-20 00:17:08 +00:00
gatecat
22d8df1e7e liberty: Support for IO liberty files for verification 
Signed-off-by: gatecat <gatecat@ds0.me>
 2024-06-19 21:12:42 +02:00
Akash Levy
6795c32167 Make scopeinfo not default 2024-06-19 04:05:02 -07:00
Akash Levy
e093ac5bca Update verific 2024-06-19 00:56:27 -07:00
github-actions[bot]
ede3750a6c Bump version 2024-06-19 00:17:13 +00:00
Miodrag Milanović
8024688b1d
Merge pull request #4459 from YosysHQ/micko/vanilla_verific 
Verific build support improvements
 2024-06-18 10:50:20 +02:00