mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity
15234 commits 122 branches 59 tags 73 MiB
Commit graph

15234 commits

This branch
This branch
All branches
Author SHA1 Message Date
Emil J. Tywoniak
d071489ab1 hashlib: redo interface for flexibility 2024-12-18 14:49:25 +01:00
Akash Levy
d55d545c9c Add JSON backend 2024-12-17 20:38:53 -08:00
Akash Levy
fc255ca1c9 Clean up yosys backward for Mac 2024-12-17 18:38:39 -08:00
Akash Levy
c64d6c1d6d Use libdwarf and libelf instead of libbfd (GPL) 2024-12-17 18:18:46 -08:00
Akash Levy
1777e42533 Bump slang 2024-12-17 14:46:05 -08:00
Akash Levy
27d3f41ea6 Keep track of new cells in opt_dff and don't rename if only one cell is sliced 2024-12-17 14:18:51 -08:00
Akash Levy
8751c7a028 Add -blast mode to splitcells 2024-12-17 14:18:32 -08:00
Akash Levy
1eee11846e Resolve reg naming to some extent 2024-12-17 12:11:39 -08:00
Akash Levy
2d105fc2c3 Small naming fixes to remove sig_ prefix 2024-12-17 10:48:28 -08:00
Akash Levy
0757e27683 Raise SIGABRT when assert fails 2024-12-17 09:58:54 -08:00
Akash Levy
3bc826f0ea
Merge branch 'YosysHQ:main' into main 2024-12-17 04:17:25 -08:00
N. Engelhardt
7a362f1f74
Merge pull request #4813 from YosysHQ/micko/mxe_removal 
Unsupported targets removal
 2024-12-16 15:29:52 +01:00
Akash Levy
bfc4ab9138 Fix unordered increment 2024-12-13 13:32:44 -08:00
Akash Levy
dda4d9afce Use basename for filename in id 2024-12-13 13:32:34 -08:00
Akash Levy
707970e300
Merge pull request #34 from alaindargelas/opt_balance_tree_off_chain 
opt_balance_tree allow_off_chain
 2024-12-13 02:21:29 -08:00
Emil J. Tywoniak
6240aec433 test: restore verific handling, nicer naming 2024-12-13 10:24:47 +01:00
Akash Levy
1242db626f Merge remote-tracking branch 'upstream/main' 2024-12-12 22:49:19 -08:00
github-actions[bot]
4581f75b03 Bump version 2024-12-13 00:23:01 +00:00
Alain Dargelas
41c6b71bcb opt_balance_tree allow_off_chain 2024-12-12 09:50:53 -08:00
N. Engelhardt
f384eac28b
Merge pull request #4815 from YosysHQ/verific_bounds_fix 
Verific frontend: fix `top_bound`/`bottom_bound` attributes
 2024-12-12 12:59:55 +01:00
N. Engelhardt
378864d33b bound attributes: handle vhdl null ranges 2024-12-12 11:42:39 +01:00
Emil J. Tywoniak
603e5eb30a test: every test everywhere all at once 2024-12-12 01:28:36 +01:00
github-actions[bot]
e32e199ca8 Bump version 2024-12-12 00:22:44 +00:00
Akash Levy
713f80e850
Merge pull request #33 from alaindargelas/activity_info 
Activity info
 2024-12-11 12:01:20 -08:00
Akash Levy
caaef5ac14
Merge branch 'YosysHQ:main' into main 2024-12-11 12:00:34 -08:00
Alain Dargelas
fc63cd7f58 Activity info and rename cmd 2024-12-11 11:04:53 -08:00
Alain Dargelas
88ff296657 Activity info and rename cmd 2024-12-11 11:04:35 -08:00
N. Engelhardt
03033ab6d4 add more tests for bounds attributes, fix attributes appearing in verilog 2024-12-11 16:11:02 +01:00
Miodrag Milanovic
b9e04297f8 Remove cygwin support, users should use gcc target for it 2024-12-11 12:36:21 +01:00
Miodrag Milanovic
c99941971f remove AFL gcc support 2024-12-11 12:34:48 +01:00
Miodrag Milanovic
6c3ae946ba Completely remove MXE support 2024-12-11 12:34:03 +01:00
Miodrag Milanovic
e91e95f501 Next dev cycle 2024-12-11 09:01:32 +01:00
Miodrag Milanovic
aaa5347494 Release version 0.48 2024-12-11 08:35:36 +01:00
github-actions[bot]
1f6153a55a Bump version 2024-12-11 00:22:54 +00:00
Martin Povišer
4bd6061709
Merge pull request #4799 from povik/wrapcell-unused 
wrapcell: Optionally track unused outputs
 2024-12-10 21:16:28 +01:00
Martin Povišer
3ce7283e12
Merge pull request #4809 from povik/rm-global-tcl-h 
kernel: Remove global `tcl.h` include
 2024-12-10 20:36:34 +01:00
Martin Povišer
86fad8f6f5
Merge pull request #4803 from povik/write_verilog-buf 
write_verilog: Use assign for `$buf`
 2024-12-10 20:10:58 +01:00
Martin Povišer
f7ad003a6f
Merge pull request #4802 from povik/abc9-box-repeat 
Adjust `abc9_ops -prep_box` to allow repeated invocation
 2024-12-10 20:08:17 +01:00
Martin Povišer
ea38fcca5e
Merge pull request #4737 from povik/abc_new-design-boxes 
Support `abc9_box` on ordinary modules in abc_new
 2024-12-10 20:07:56 +01:00
Martin Povišer
e9c7967d1e
Merge pull request #4804 from povik/read_liberty-comb-cells 
read_liberty: Revisit for abc9 whiteboxes
 2024-12-10 17:50:21 +01:00
Emil J
aed32a1df4
Merge pull request #4810 from YosysHQ/emil/fix-dfflibmap-test 
tests: fix dfflibmap test
 2024-12-10 17:46:11 +01:00
Emil J. Tywoniak
55dcf0e200 tests: fix dfflibmap test - false negative conflict multiple -liberty vs enable inference 2024-12-10 15:48:23 +01:00
Martin Povišer
48c8d70a45 wrapcell: Test check -assert post wrapping 2024-12-10 15:13:31 +01:00
Martin Povišer
3cd01a57cd wrapcell: Add comments, const qualifier 2024-12-10 15:13:31 +01:00
Martin Povišer
0bb139dc25 abc_new: Fix help crash 2024-12-10 14:27:55 +01:00
Martin Povišer
6b343c2600 aiger2: Clean debug print 2024-12-10 14:27:55 +01:00
Martin Povišer
559209c856 abc_new: Fix PI confusion in whitebox model export 2024-12-10 14:27:29 +01:00
Martin Povišer
2a3f60bc06 abc_new: Support abc9_box mode on ordinary design hierarchy 
Previously the `abc9_box` mode was reserved to modules with the
`blackbox` or `whitebox` attribute. Allow `abc9_box` on ordinary modules
when doing hierarchical synthesis.
 2024-12-10 14:27:29 +01:00
Martin Povišer
285f24d764 abc_new: Support per-module script override 2024-12-10 14:27:29 +01:00
Martin Povišer
495a7805ec aiger2: Support $extern: hierarchy 
`$extern:...` modules inserted by `techmap -extern` are special in the
regard that they have a private ID (starting with a dollar sign) but are
not an internal cell. Support those modules in xaiger export.
 2024-12-10 14:27:29 +01:00