mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-22 08:35:32 +00:00
Code Activity

Activity info and rename cmd

Browse source
This commit is contained in:
Alain Dargelas 2024-12-11 11:04:35 -08:00
parent d8fcc36f65
commit 88ff296657
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
Makefile
View file

@ -759,7 +759,7 @@ OBJS += passes/cmds/reconstructbusses.o
OBJS += passes/cmds/longloop_select.o
OBJS += passes/sat/sim.o
OBJS += passes/techmap/bufnorm.o
OBJS += passes/cmds/rename.o
OBJS += passes/cmds/segv.o
include $(YOSYS_SRC)/passes/hierarchy/Makefile.inc

2
passes/sat/sim.cc
View file

@ -2440,7 +2440,7 @@ struct AnnotateActivity : public OutputWriter {
}
}
}
log("Computing signal activity for %ld signals (%d bits)", use_signal.size(), nbTotalBits);
log("Computing signal activity for %ld signals (%d bits)\n", use_signal.size(), nbTotalBits);
log_flush();
// Max simulation time
int max_time = 0;