mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity
5681 commits 124 branches 59 tags 44 MiB
Commit graph

5681 commits

This branch
This branch
All branches
Author SHA1 Message Date
Maciej Kurc
a6cadf6318 Added support for parsing attributes on port connections. 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-31 14:58:43 +02:00
Clifford Wolf
90ec2cda42 Fix "tee" handling of log_streams 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-05-31 09:28:51 +02:00
Eddie Hung
887c31f33b Fix issue where keep signal became PI, but also box was adding CI driver 2019-05-30 16:03:22 -07:00
Eddie Hung
a41553a861 read_xaiger() to name box signals 2019-05-30 16:02:40 -07:00
Eddie Hung
4a6b9af227 Fix spelling 2019-05-30 15:50:47 -07:00
Eddie Hung
1ad33c3b5a Remove whitebox attribute from DRAMs for now 2019-05-30 13:07:29 -07:00
Eddie Hung
e3c8132d7a Do not re-sort box_module ports 2019-05-30 12:26:51 -07:00
Eddie Hung
c6fa4faa37 Remove whitespace 2019-05-30 12:25:21 -07:00
Eddie Hung
a44fe3a632 Revert "Re-enable &dc2" 
This reverts commit 8c58c728a7.
 2019-05-30 11:41:50 -07:00
Eddie Hung
0800846e73 Do not double count LUT1s 2019-05-30 11:32:14 -07:00
Eddie Hung
fdfc18be91 Carry in/out to be the last input/output for chains to be preserved 2019-05-30 01:23:36 -07:00
Clifford Wolf
2faa1d0e80 Enable Verific flag veri_elaborate_top_level_modules_having_interface_ports, fixes #1055 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-05-30 10:04:26 +02:00
Clifford Wolf
0df8a3b461
Merge pull request #1057 from mmicko/fix_478 
Aded one more load of .conf to support change of prefix
 2019-05-30 09:58:51 +02:00
Eddie Hung
8c58c728a7 Re-enable &dc2 2019-05-30 00:42:41 -07:00
Eddie Hung
2560f92f29 Reduce -W to 160 2019-05-29 23:01:46 -07:00
Eddie Hung
276f5f8b81 Some more realistic delays... 2019-05-29 22:55:34 -07:00
Eddie Hung
854557814e Erase all boxes before stitching 2019-05-29 19:17:36 -07:00
Eddie Hung
b955344ecd Call &if with -W 250 2019-05-29 16:34:52 -07:00
Eddie Hung
5e75abf870 Bump ABC 2019-05-29 16:34:43 -07:00
Eddie Hung
25befbf542 Rename to #23 2019-05-29 15:26:33 -07:00
Eddie Hung
aa2380c17a Add abc_test024 2019-05-29 15:24:38 -07:00
Eddie Hung
1423384367 Fix abc_test024 2019-05-29 15:24:09 -07:00
Eddie Hung
ecaa7856e9 Add some debug to abc9 2019-05-29 15:21:41 -07:00
Miodrag Milanovic
14bd40cd3d Aded one more load of .conf to support change of prefix 2019-05-29 18:57:03 +02:00
Eddie Hung
92197326b8 Add abc9_test022 2019-05-28 12:43:07 -07:00
Eddie Hung
b4321a31bb Fix for abc9_test022 2019-05-28 12:42:17 -07:00
Eddie Hung
13e233217c Small improvement 2019-05-28 11:29:59 -07:00
Clifford Wolf
349c47250a
Merge pull request #1049 from YosysHQ/clifford/fix1047 
Do not use shiftmul peepopt pattern when mul result is truncated
 2019-05-28 19:02:26 +02:00
Eddie Hung
5f39c262c2 From master 2019-05-28 09:38:58 -07:00
Eddie Hung
cdedf51c32 From master 2019-05-28 09:37:50 -07:00
Eddie Hung
f228621b80 Typo 2019-05-28 09:36:01 -07:00
Eddie Hung
914074a07c Update from master 2019-05-28 09:35:45 -07:00
Eddie Hung
6931a3a47d Update README.md from master 2019-05-28 09:32:18 -07:00
Eddie Hung
ba9513b325 Merge remote-tracking branch 'origin/master' into xc7mux 2019-05-28 09:30:53 -07:00
Eddie Hung
f745727de5 read_aiger to only clean own design 2019-05-28 08:45:10 -07:00
Eddie Hung
4a76b425cc Misspell 2019-05-28 08:44:59 -07:00
Clifford Wolf
8e647901ef
Merge pull request #1050 from YosysHQ/clifford/wandwor 
Refactored wand/wor support
 2019-05-28 17:42:16 +02:00
Clifford Wolf
cb285e4b87 Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-05-28 17:17:56 +02:00
Clifford Wolf
49d641d97f
Merge pull request #1048 from mmicko/fix_enable_pyosys 
Moved pyosys block in Makefile
 2019-05-28 16:52:40 +02:00
Clifford Wolf
ba2185ead8 Refactor hierarchy wand/wor handling 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-05-28 16:43:25 +02:00
Clifford Wolf
e3ebac44df Add actual wandwor test that is part of "make test" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-05-28 16:42:50 +02:00
Clifford Wolf
eaae0adf57 Merge branch 'wandwor' of https://github.com/thasti/yosys into clifford/wandwor 2019-05-28 15:45:15 +02:00
Miodrag Milanovic
040b06cb37 Remove info line in 2nd load of conf file 2019-05-28 15:43:27 +02:00
Miodrag Milanovic
1575d962fa Moved pyosys block in Makefile 2019-05-28 14:53:07 +02:00
Clifford Wolf
2a11c48782
Merge pull request #1045 from mmicko/afl-gcc-target 
afl-fuzzer compile config
 2019-05-28 14:00:28 +02:00
Eddie Hung
89bd6b8504 If driver not found, use LUT2 2019-05-27 23:12:21 -07:00
Eddie Hung
3eec100748 Parse "a" extension and boxes from map file 2019-05-27 23:11:21 -07:00
Eddie Hung
3f60061615 Map file to include boxes not CI/CO 2019-05-27 23:10:59 -07:00
Eddie Hung
e032e5bcde Make MUXF{7,8} and CARRY4 whitebox 2019-05-27 23:09:06 -07:00
Eddie Hung
54e28eb3ea Re-enable lib_whitebox 2019-05-27 23:08:55 -07:00