3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Commit graph

13970 commits

Author SHA1 Message Date
N. Engelhardt
7c3666ff68
Merge pull request #4505 from YosysHQ/micko/ext_register
Initialize extensions when Verific pass is registered
2024-07-29 15:23:31 +02:00
Emil J
e21dd292fc
Merge pull request #4502 from YosysHQ/emil/build-opt-levels
Release build configuration improvements
2024-07-29 15:13:52 +02:00
Emil J. Tywoniak
af0c2fa659 Brewfile: add llvm for lld 2024-07-29 15:13:24 +02:00
Emil J
051d83205d
Merge pull request #4471 from georgerennie/hashlib_primes
hashlib: Add some more primes
2024-07-29 15:10:22 +02:00
Martin Povišer
61ae9f4e07
Merge pull request #4514 from YosysHQ/emil/proc_rom-src-test-2
proc_rom: test src attribute on memories
2024-07-29 13:58:19 +02:00
Emil J. Tywoniak
4b29f64142 cost: add model for techmapped cell count, keep_hierarchy pass with -min_cost parameter 2024-07-29 10:26:02 +02:00
Emil J
49eaa108a5
Merge pull request #4425 from YosysHQ/emil/doc-sigmap
sigmap: comments
2024-07-29 10:18:44 +02:00
Emil J. Tywoniak
01fd72520f proc_rom: test src attribute on memories 2024-07-29 10:13:45 +02:00
Akash Levy
89630d3755
Merge branch 'YosysHQ:main' into master 2024-07-28 22:42:33 -07:00
github-actions[bot]
960bca0196 Bump version 2024-07-27 00:17:35 +00:00
Martin Povišer
ced1313193
Merge pull request #4510 from JamesTimothyMeech/patch-1
Update interactive_investigation.rst
2024-07-26 15:17:57 +02:00
James Meech
1c41db6978
Update interactive_investigation.rst
The text starting at line 118 refers to proc twice but it should refer to opt and then to proc.
2024-07-26 13:53:08 +01:00
N. Engelhardt
dd3637f9f0
Merge pull request #4506 from povik/synthprop-formatting
synthprop: Reformat the help
2024-07-26 12:28:09 +02:00
N. Engelhardt
41b51c1ca9
Merge pull request #4503 from RCoeurjoly/vhdl_extension
Guess VHDL frontend for both *.vhd and *vhdl files
2024-07-26 10:44:10 +02:00
github-actions[bot]
610d27dc1c Bump version 2024-07-26 00:17:42 +00:00
Martin Povišer
7ee685a0b0 proc_rom: Set src on the emitted memory 2024-07-25 23:14:27 +01:00
Akash Levy
f790b75c19 Don't preserve user nets and update Verific tree balancing 2024-07-25 06:01:06 -07:00
Akash Levy
0a997b9e64 muxpack verbosity and -ignore_excl option 2024-07-25 04:40:37 -07:00
Martin Povišer
e063b96104 synthprop: Reformat the help 2024-07-25 11:43:58 +02:00
Miodrag Milanovic
9566709426 Initialize extensions when verific pass is registered 2024-07-25 11:25:17 +02:00
Emil J. Tywoniak
7cd27e1182 Makefile: remove accidental abc opt level override for wasi builds 2024-07-24 21:31:35 +02:00
Emil J. Tywoniak
29d53bc94a actions: try fix GITHUB_PATH 2024-07-24 19:50:34 +02:00
Emil J. Tywoniak
ad47844bbf actions: macos install lld from llvm package 2024-07-24 18:32:04 +02:00
Akash Levy
f1114cc98c Simplify ignores 2024-07-24 02:14:11 -07:00
Akash Levy
00f5b122a1 Log smallfix for compatibility with pyosys 2024-07-23 15:51:56 -07:00
Akash Levy
ebc9f96f85
Merge branch 'YosysHQ:main' into master 2024-07-23 15:01:54 -07:00
Roland Coeurjoly
ce11ddbf21 Simplified run_frontend by using a lambda function for file extension checks and combining blif and eblif into a single condition. 2024-07-23 17:55:04 +02:00
Roland Coeurjoly
8c1431f373 Guess VHDL frontend for both *.vhd and *vhdl files 2024-07-23 17:01:57 +02:00
Roland Coeurjoly
5d0558932e Add llvmPackages.bintools to buildInputs, otherwise we get a linkage error 2024-07-22 20:11:08 +02:00
Emil J. Tywoniak
a947572f38 Add lld to clang build environments and Dockerfile 2024-07-22 21:33:46 +02:00
Emil J. Tywoniak
bf758b9097 Makefile: turn off LTO on gcc due to regression 2024-07-22 20:59:56 +02:00
Martin Povišer
118b2829db
Merge pull request #4499 from YosysHQ/emil/ast-comments
ast: don't suggest use in external projects
2024-07-19 10:33:50 +02:00
Akash Levy
2c4849805a Update 2024-07-18 17:27:36 -07:00
github-actions[bot]
28ebefda4a Bump version 2024-07-19 00:17:55 +00:00
Miodrag Milanovic
c94aa719d9 VHDL is case insensitive, make sure netlist name is proper 2024-07-18 16:56:52 +02:00
Emil J. Tywoniak
72a0380da8 ast: don't suggest use in external projects 2024-07-18 16:37:14 +02:00
Emil J. Tywoniak
583db7b15e sigmap: comments 2024-07-18 16:02:11 +02:00
Martin Povišer
81df8557d9
Merge pull request #4494 from povik/install-bitpattern-h
Makefile: do install `bitpattern.h`
2024-07-18 15:50:58 +02:00
Emil J
43c1328fbb
Merge pull request #4479 from yrabbit/z1-power
Gowin. Add an energy saving primitive
2024-07-18 11:56:00 +02:00
Emil J
1440f624ee
Merge pull request #4489 from yrabbit/dcs
Gowin. Add the DCS primitive
2024-07-18 11:55:38 +02:00
Emil J
1d7a47bb6b
Merge pull request #4487 from YosysHQ/emil/abc-reproducible-git-hash
Reproducible git hash
2024-07-18 11:54:07 +02:00
Akash Levy
a42f4dbedb
Merge branch 'YosysHQ:main' into master 2024-07-18 00:10:20 -07:00
Martin Povišer
ec32c9a056 Makefile: do install bitpattern.h 2024-07-17 18:26:12 +02:00
github-actions[bot]
49f547782c Bump version 2024-07-16 00:18:08 +00:00
Emil J
1166238c0f
Merge pull request #4176 from povik/opt_expr-performance
Improve `opt_expr` performance
2024-07-15 16:10:25 +02:00
Emil J
9abdf363a3
Merge pull request #4428 from kallisti5/haikuisms
haiku: Basic fixes to build under Haiku
2024-07-15 13:32:24 +02:00
Alexander von Gluck
2f514487cb haiku: Basic fixes to build under Haiku 2024-07-15 12:57:34 +02:00
Emil J. Tywoniak
532188f239 opt_expr: change info message 2024-07-15 11:14:47 +02:00
Emil J. Tywoniak
0cd55e1d7c Makefile: fix 2024-07-12 11:00:36 +02:00
Emil J. Tywoniak
7d9ba37fa0 abc: bump for reproducilbe .gitcommit 2024-07-12 10:52:13 +02:00