mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity
11701 commits 124 branches 59 tags 44 MiB
Commit graph

2107 commits

Author SHA1 Message Date
Clifford Wolf
32dbf7752d Fixed clock related parameter names for $memrd and $memwr in techlibs/simlib.v 2013-04-07 16:42:29 +02:00
Clifford Wolf
d60fbaf664 Added EXTRA_TARGETS Makefile variable 2013-03-28 16:53:40 +01:00
Clifford Wolf
26f2439551 Tiny bugfix in simlib.v 2013-03-26 19:06:28 +01:00
Clifford Wolf
6960df7285 Fixed stdcells.v for $adff with undef reset value 2013-03-24 10:43:05 +01:00
Clifford Wolf
11789db206 More support code for $sr cells 2013-03-14 11:15:00 +01:00
Clifford Wolf
6543917fb8 added .gitignore files 2013-01-05 11:19:11 +01:00
Clifford Wolf
7764d0ba1d initial import 2013-01-05 11:13:26 +01:00