3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00

Tiny bugfix in simlib.v

This commit is contained in:
Clifford Wolf 2013-03-26 19:06:28 +01:00
parent 7a99349de4
commit 26f2439551

View file

@ -646,7 +646,6 @@ module \$sr (S, R, Q);
parameter WIDTH = 0;
input CLK;
input [WIDTH-1:0] S, R;
output reg [WIDTH-1:0] Q;