mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-05 17:14:08 +00:00
Code Activity
14868 commits 91 branches 52 tags 61 MiB
Commit graph

14868 commits

This branch
This branch
All branches
Author SHA1 Message Date
KrystalDelusion 98f0ddd636
Merge pull request #4908 from YosysHQ/abc_warn_diff_commit 
Cover all cases of submodule status in check-git-abc
 2025-02-22 11:03:58 +13:00
github-actions[bot] 0778195722 Bump version 2025-02-21 00:21:16 +00:00
KrystalDelusion 9d3ab964b2
Merge pull request #4903 from akashlevy/boost_python_fix_macos 
Fix macOS boost-python issues
 2025-02-20 15:17:34 +13:00
Krystine Sherwin 700b32bc38
Makefile: Fix CHECK_BOOST_PYTHON 
`python-config --ldflag` includes output of `python-config --libs`; and the `$(CXX)` call in `CHECK_BOOST_PYTHON` still needs those libs.
Move all of the `$(shell $(PYTHON_CONFIG) ..` lines to the top of the block.
 2025-02-20 14:38:50 +13:00
KrystalDelusion b0b53a22b1
Merge pull request #4880 from YosysHQ/clean_run-test 
Makefile: Add run-test.mk to clean
 2025-02-20 14:35:23 +13:00
Krystine Sherwin 38746ea5fa
docs: Cross reference contributing 
.md points to .html on latest
.rst points to .md on main (not that it will work before this is merged)
 2025-02-20 14:16:41 +13:00
Krystine Sherwin 9c9b3ebf9e
CONTRIBUTING.md: Move PR link 2025-02-20 14:15:38 +13:00
Krystine Sherwin 1eaf1847b2
CONTRIBUTING.md: Initial version 2025-02-20 14:15:34 +13:00
Akash Levy c2a7a5f917 Add python ldflags to LINKFLAGS 2025-02-19 16:04:53 -08:00
Emil J. Tywoniak 5bd18613bb abstract: test -init 2025-02-19 23:03:43 +01:00
Emil J. Tywoniak 925c617c52 abstract: add module input -value abstraction 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 34e3fcbb31 abstract: test -value 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak d3a90021ad abstract: test -state 2025-02-18 17:08:45 +01:00
Jannis Harder 212224dfe8 abstract: Add help message 2025-02-18 17:08:45 +01:00
Jannis Harder 2943c2142d abstract: Improve debug logging 
Print the port bit instead of the arbitrary representative sigbit to
identify the target of the abstraction operation.
 2025-02-18 17:08:45 +01:00
Jannis Harder a0987195f2 abstract: Support slicing of individual wires 2025-02-18 17:08:45 +01:00
Jannis Harder 4766c92e59 abstract: Allow unconditional value and state abstractions 
Also improves -enable and -enablen command line handling
 2025-02-18 17:08:45 +01:00
Jannis Harder 37aa2e6cd8 abstract: Wire vs port offset confusion bugfix 
This fixes the offsets_to_abstract collection in abstract_state so that
it now works the same way as in abstract_value which was already
correct.
 2025-02-18 17:08:45 +01:00
Jannis Harder 7cd822b7f5 rtlil: Add {from,to}_hdl_index methods to Wire 
In the past we had the occasional bug due to some place not handling all
4 combinations of upto/downto and zero/nonzero start_offset correctly.
 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 28c768e7b8 abstract: better present changes done 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 3dd697fc8a abstract: improve -init logging 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 9de890c874 abstract: fix -init log_debug bit count, remove unnecessary log_debug 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak aca4d44a40 abstract: improve debug logs for -state and -value 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak cee06cecd0 abstract: factor out emit_mux_anyseq 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 9895370b32 abstract: rework -init without bufnorm, with logging 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 1646991092 abstract: refactor -value 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak e9bba13a0d abstract: no more bufnorm, -value has bit selection consistent with -state, -init temporarily gutted 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 3f1ee3e0ae abstract: -state refactor sigbit rep pool collection 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 387d0de383 abstract: -state allow partial abstraction, don't use buffer-normalized mode 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 6027030215 abstract: -value MVP, use buffer-normalized mode 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak 4637fa74e3 abstract: -init MVP 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak e4ca7b8846 abstract: -state MVP 2025-02-18 17:08:45 +01:00
Krystine Sherwin dc03e174af
fixup! Makefile: Warn if submodule status '+'-prefixed 2025-02-18 11:46:11 +13:00
Krystine Sherwin 03d9138744
Makefile: 'U'-prefixed submodule status 
Covering all the bases, I guess?  '-'-prefix is already correctly handled by the base case message.
If the user somehow gets merge conflicts in abc, hopefully they know what they're doing.
 2025-02-18 11:33:06 +13:00
Krystine Sherwin b8777d7893
Makefile: Warn if submodule status '+'-prefixed 
A '+'-prefix means that the submodule is initialized and checked out, but a different commit is checked out.
If this is accidental then the user should run `git submodule update` to fix it.
If it is intentional (because e.g. the user is explicitly wanting to test Yosys with a different version of abc), then creating a new commit in Yosys to update the expected commit is also a valid solution.
 2025-02-18 11:25:04 +13:00
Emil J. Tywoniak 2b33937ab8 liberty: fix clear and preset latches 2025-02-17 17:36:51 +01:00
github-actions[bot] 38f858374c Bump version 2025-02-15 00:20:50 +00:00
KrystalDelusion 508e7327e4
Merge pull request #4899 from YosysHQ/shr_int_max 
Fix runtime error on shift by INT_MAX
 2025-02-15 09:52:33 +13:00
Emil J. Tywoniak 8968986b54 share: add -pattern-limit to set analysis effort on branch-unbranch mux regions 2025-02-14 21:13:07 +01:00
Akash Levy 3bca4c10d8 Fix macOS boost-python issues 2025-02-14 11:43:00 -08:00
Akash Levy 3676429634 aldffs do not get split by splitcells 2025-02-14 10:53:51 -08:00
Krystine Sherwin 4c728968a3
Fix runtime error on shr INT_MAX 2025-02-14 14:01:36 +13:00
Krystine Sherwin db5b76edc1
Add test for shifting by INT_MAX 
Currently resulting in CI failing on main during fsm checks which generate a circuit that simplifies to this.
 2025-02-14 14:01:27 +13:00
Anhijkt a8052f653a write_xaiger: Detect and error on combinatorial loops 2025-02-14 01:21:39 +02:00
Emil J df3c62a4ed
Merge pull request #4892 from YosysHQ/emil/fix-memory-libmap-dangling-cells 
memory_libmap: update indices on design modification
 2025-02-12 10:21:01 +01:00
Emil J. Tywoniak 01d2bfcf00 share: fix infinite loop in find_terminal_bits on $mux loop 2025-02-12 10:16:44 +01:00
github-actions[bot] 359901a964 Bump version 2025-02-12 00:21:01 +00:00
Emil J. Tywoniak 55b60dca95 memory_libmap: update indices on design modification 2025-02-11 13:32:34 +01:00
Miodrag Milanovic 6f9c515a22 Next dev cycle 2025-02-11 08:40:50 +01:00
Miodrag Milanovic b5170e1394 Release version 0.50 2025-02-11 07:55:17 +01:00