mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-12 20:51:27 +00:00
Code Activity
15713 commits 121 branches 58 tags 45 MiB
Commit graph

15713 commits

This branch
This branch
All branches
Author SHA1 Message Date
Emil J
023f867044
Merge 9de931b902 into 012ddc2f1e 2025-09-07 17:44:32 +10:00
github-actions[bot]
012ddc2f1e Bump version 2025-09-06 00:21:53 +00:00
Emil J
db7aa538f9
Merge pull request #5330 from higuoxing/fix-sva-in-case-expr 
Fix handling of cases that look like sva labels again.
 2025-09-05 20:10:56 +02:00
Emil J. Tywoniak
62120bda06 verilog: test cases that look like SVA labels #862 2025-09-05 12:34:38 +02:00
Emil J
71a88996d1
Merge pull request #5329 from mikesinouye/muxtree 
Increase muxtree glob eval attempts to 10M.
 2025-09-05 12:22:39 +02:00
Xing Guo
c30fd46ea3 Fix handling of cases that look like sva labels again. 
Commit c8e0ac0 introduces a regression on handling case exprs that look
like sva labels.  After some debugging, we shouldn't push the identifier
ast node to the ast_stack, otherwise, we will get the following
assertion failure:

```
➜  /tmp yosys -p 'read -sv a1.v'

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+1 (git sha1 baa61a146, clang++ 20.1.8 -fPIC -O3)

-- Running command `read -sv a1.v' --

1. Executing Verilog-2005 frontend: a1.v
Parsing SystemVerilog input from `a1.v' to AST representation.
ERROR: Assert `extra->ast_stack.size() == 1' failed in frontends/verilog/verilog_parser.y:709.
➜  /tmp cat a1.v
module test(input wire A);
  localparam TEST = 1;
  always_comb begin
    case (A)
      TEST: assert(1);
    endcase
  end
endmodule
```

We encountered this issue before but with a different error message[^1],

[^1]: https://github.com/YosysHQ/yosys/issues/862
 2025-09-05 11:54:13 +08:00
github-actions[bot]
baa61a146f Bump version 2025-09-05 00:23:12 +00:00
Mike Inouye
6276464ea7
Increase muxtree glob eval attempts to 10M. 2025-09-04 10:52:37 -07:00
Emil J. Tywoniak
9de931b902 rtlil: fix roundtrip test on macOS due to sed non-POSIX non-sense 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
08d79595cc rtlil: fix roundtrip test by eliminating absolute paths from src attributes with -relativeshare 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
f8630d0777 read_verilog: add -relativeshare for synthesis reproducibility testing 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
6c4d00ca7a functional: in test, rely less on wreduce doing a perfect job 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
c48e6d41eb rtlil: move test temporary files to temp directory 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
4fb0db4d69 rtlil: add roundtrip test for design -stash and design -save, fix #5321 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
c12b485135 rtlil: add textual roundtrip test 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
d7a80c6165 write_rtlil: add -sort to match old behavior 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
47e1552fc9 raise_error: don't rely on module ordering in test 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
582c5a4f13 write_rtlil: dump in insertion order 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
10643951a1 bugpoint: don't sort 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
17cb0f3fa6 raise_error: whitespace 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
7ecf0747b3 hashlib: add insertion order const iterator 2025-09-04 14:37:25 +02:00
Emil J. Tywoniak
60bcb93e8b write_rtlil: don't sort 2025-09-04 14:37:25 +02:00
Miodrag Milanovic
cec48c6abd Next dev cycle 2025-09-04 08:03:57 +02:00
Miodrag Milanovic
3aca86049e Release version 0.57 2025-09-04 08:00:38 +02:00
github-actions[bot]
cd7f924290 Bump version 2025-09-04 00:22:11 +00:00
Miodrag Milanović
1e43e85f39
Merge pull request #5325 from YosysHQ/update_abc_092025 
Update ABC to version as of 03/09/2025
 2025-09-03 20:07:59 +02:00
Miodrag Milanovic
7454699a00 Update ABC to version as of 03/09/2025 2025-09-03 18:12:21 +02:00
Miodrag Milanović
6fa1435dc7
Merge pull request #5322 from YosysHQ/krys/macos_cpp20 
CI Fixes
 2025-09-03 18:10:38 +02:00
github-actions[bot]
45829e4d08 Bump version 2025-09-03 00:21:58 +00:00
Krystine Sherwin
5d59903f36
Bump Windows SDK 2025-09-03 09:32:21 +12:00
Krystine Sherwin
d70f132792
wrapcell.cc: Avoid format name collision 2025-09-03 03:32:01 +12:00
Krystine Sherwin
7fb6c1ee52
test-compile.yml: Specify clang-19 
Will trigger C++20 builds to run (which are currently failing).
 2025-09-03 03:32:00 +12:00
KrystalDelusion
819b9635b4
Merge pull request #5319 from YosysHQ/krys/brew_bundle 
Fix failing macOS CI runs
 2025-09-02 18:03:00 +12:00
Krystine Sherwin
11f5913da6
Brewfile: Skip tcl-tk 2025-09-02 15:25:39 +12:00
Krystine Sherwin
5db312b6cf
Bump to llvm@20 2025-09-02 11:30:57 +12:00
Krystine Sherwin
2261c7e366
test-compile.yml: Compiler tests for arm mac 2025-09-02 11:25:31 +12:00
Krystine Sherwin
3426905e60
CI: Use brew bundle 
Also skip `brew update`.
Specify llvm@20 due to problems with clang-21 and macOS .dylib.
 2025-09-02 10:36:55 +12:00
Jannis Harder
41452e43b2
Merge pull request #4475 from georgerennie/skip_cover 
smtbmc: Support skipping steps in cover mode
 2025-09-01 13:53:04 +02:00
Jannis Harder
501bf4ce40
Merge pull request #4711 from georgerennie/george/btor_buf 
write_btor: support $buf
 2025-09-01 13:38:25 +02:00
Emil J
5aa71505fc
Merge pull request #5287 from Anhijkt/opt_dff-fix-5279 
opt_dff: fix timeout issue
 2025-09-01 11:20:35 +02:00
github-actions[bot]
d4c4b21066 Bump version 2025-08-29 00:23:40 +00:00
Miodrag Milanovic
88eb83a0c3 Revert "Merge pull request #5301 from KrystalDelusion/krys/re_5280" 
This reverts commit c9a602e882, reversing
changes made to 51eaaffe09.
 2025-08-28 11:58:02 +02:00
Miodrag Milanović
c9a602e882
Merge pull request #5301 from KrystalDelusion/krys/re_5280 
Reapply "Workflow adjustments"
 2025-08-28 10:51:49 +02:00
Emil J. Tywoniak
8333a83cef opt_dff: more explicit testing, typo 2025-08-27 11:29:57 +02:00
N. Engelhardt
51eaaffe09
Merge pull request #4735 from YosysHQ/ql_noflatten_option 2025-08-26 14:27:58 +02:00
github-actions[bot]
83d953e957 Bump version 2025-08-26 00:23:36 +00:00
N. Engelhardt
15d24bf2e6 synth_quicklogic: add -noflatten option 2025-08-25 17:25:58 +02:00
Emil J
c5d096b7b8
Merge pull request #5308 from YosysHQ/emil/opt_muxtree-refactor 
opt_muxtree: refactor
 2025-08-25 16:48:01 +02:00
Emil J. Tywoniak
b45e5854bf opt_muxtree: comment wording 2025-08-25 16:36:07 +02:00
Emil J
2163b3ebe4
Merge pull request #5313 from rocallahan/hash-ref 
hash_ops should take all parameters by reference instead of requiring copies of vectors, tuples etc
 2025-08-25 16:31:36 +02:00