Eddie Hung
|
2b911e270b
|
Fix spacing
|
2019-03-20 12:28:39 -07:00 |
|
Eddie Hung
|
505e4c2d59
|
Revert $__SHREG_ to orig; use $__XILINX_SHREG for variable length
|
2019-03-19 21:58:05 -07:00 |
|
Eddie Hung
|
5445cd4d00
|
Add support for variable length Xilinx SRL > 128
|
2019-03-19 17:44:33 -07:00 |
|
Eddie Hung
|
4cd8f02973
|
shregmap -tech xilinx to delete $shiftx for var length SRL
|
2019-03-19 15:05:08 -07:00 |
|
Eddie Hung
|
0ea7eba5f1
|
Make output port a non chain user
|
2019-03-19 13:08:43 -07:00 |
|
Eddie Hung
|
ed32119d13
|
Fix shregmap to correctly recognise non chain users; cleanup
|
2019-03-18 16:12:19 -07:00 |
|
Eddie Hung
|
b94db54664
|
shiftx NULL pointer check
|
2019-03-18 13:35:54 -07:00 |
|
Eddie Hung
|
d6d9ef0fee
|
Cleanup
|
2019-03-16 12:49:46 -07:00 |
|
Eddie Hung
|
fadeadb8c8
|
Only accept <128 for variable length, only if $shiftx exclusive
|
2019-03-16 08:51:13 -07:00 |
|
Eddie Hung
|
06f8f2654a
|
Working
|
2019-03-15 19:13:40 -07:00 |
|
Eddie Hung
|
8af9979aab
|
Revert "Add shregmap -init_msb_first and use in synth_xilinx"
This reverts commit 26ecbc1aee .
|
2019-03-14 09:01:48 -07:00 |
|
Eddie Hung
|
f1a8e8a480
|
Merge remote-tracking branch 'origin/master' into xc7srl
|
2019-03-14 08:59:19 -07:00 |
|
Eddie Hung
|
26ecbc1aee
|
Add shregmap -init_msb_first and use in synth_xilinx
|
2019-03-14 08:10:02 -07:00 |
|
Eddie Hung
|
f7c7003a19
|
Merge remote-tracking branch 'origin/master' into xaig
|
2019-02-26 13:16:03 -08:00 |
|
Eddie Hung
|
7cac3b1c8b
|
abc9 -- multiple connections for inouts
|
2019-02-26 12:18:28 -08:00 |
|
Larry Doolittle
|
61fc411c5d
|
Clean up some whitepsace outliers
|
2019-02-26 09:39:46 -08:00 |
|
Eddie Hung
|
967297cd57
|
abc9 cleanup
|
2019-02-25 18:40:53 -08:00 |
|
Eddie Hung
|
721f6a14fb
|
read_aiger to accept empty string for clk_name, passable only if no latches
|
2019-02-25 15:34:02 -08:00 |
|
Eddie Hung
|
0ca3fd6a1c
|
abc9 not to clean after aigmap
|
2019-02-25 15:31:52 -08:00 |
|
Eddie Hung
|
51f28a6747
|
abc9 to call "clean" once at the end of all abc9_module() calls
|
2019-02-25 12:55:47 -08:00 |
|
Eddie Hung
|
d56f02d1fc
|
abc9 to use AIGER symbol table, as opposed to map file
|
2019-02-21 17:03:40 -08:00 |
|
Eddie Hung
|
2811d66dea
|
Revert "abc9 to write_xaiger -symbols, not -map"
This reverts commit 04429f8152 .
|
2019-02-21 14:58:40 -08:00 |
|
Eddie Hung
|
7ad9628f07
|
Remove irrelevant citations
|
2019-02-21 14:41:11 -08:00 |
|
Eddie Hung
|
085ed9f487
|
Add attribution
|
2019-02-21 14:40:13 -08:00 |
|
Eddie Hung
|
875a02a6f2
|
abc9 to not select anything extra, and pop selection after final clean
|
2019-02-21 14:38:52 -08:00 |
|
Eddie Hung
|
04429f8152
|
abc9 to write_xaiger -symbols, not -map
|
2019-02-21 14:28:36 -08:00 |
|
Eddie Hung
|
3307295488
|
Merge branch 'read_aiger' into xaig
|
2019-02-21 14:27:32 -08:00 |
|
Eddie Hung
|
7f8f36273a
|
abc9 to use &mfs
|
2019-02-21 13:16:24 -08:00 |
|
Eddie Hung
|
6b96df41bc
|
abc9 to only disconnect output ports of AND and NOT gates
|
2019-02-21 11:15:47 -08:00 |
|
Eddie Hung
|
7f26043caf
|
ABC -> ABC9
|
2019-02-20 17:36:57 -08:00 |
|
Eddie Hung
|
e5b8bb9faa
|
abc9 to disconnect mapped_mods POs correctly, and do not count $_NOT_
|
2019-02-20 17:33:35 -08:00 |
|
Eddie Hung
|
32853b1f8d
|
lut/not/and suffix to be ${lut,not,and}
|
2019-02-20 16:30:30 -08:00 |
|
Eddie Hung
|
2ca83005fb
|
abc9 to cope with multiple modules
|
2019-02-20 12:56:15 -08:00 |
|
Eddie Hung
|
d6b317b349
|
abc9 to use & syntax for -fast, and name fixes
|
2019-02-20 12:40:17 -08:00 |
|
Eddie Hung
|
62e5ff9ba8
|
abc9 to cope with indexed wires when creating $lut from $_NOT_
|
2019-02-19 16:06:03 -08:00 |
|
Eddie Hung
|
8158bc3f99
|
abc9 to replace $_NOT_ with $lut
|
2019-02-19 12:30:20 -08:00 |
|
Eddie Hung
|
45d49d5d14
|
Get rid of debugging stuff in abc9
|
2019-02-16 22:25:22 -08:00 |
|
Eddie Hung
|
f853b2f3c1
|
abc9 to write_aiger with -O option, and ignore dummy outputs
|
2019-02-16 20:09:40 -08:00 |
|
Eddie Hung
|
d8c4d4e6c7
|
abc9 to handle comb loops, cope with constant outputs, disconnect using new wire
|
2019-02-16 13:47:38 -08:00 |
|
Eddie Hung
|
d4545d415b
|
abc9 to cope with non-wideports, count cells properly
|
2019-02-16 08:53:06 -08:00 |
|
Eddie Hung
|
f8d0134598
|
Move lookup inside if
|
2019-02-15 15:23:26 -08:00 |
|
Eddie Hung
|
a786ac4d53
|
Refactor
|
2019-02-15 13:00:13 -08:00 |
|
Eddie Hung
|
914546efd9
|
Cope with width != 1 when re-mapping cells
|
2019-02-15 12:55:52 -08:00 |
|
Eddie Hung
|
956ee545c5
|
abc9 to stitch results with CI/CO properly
|
2019-02-15 11:52:34 -08:00 |
|
Eddie Hung
|
206f11dca3
|
Fix stitching
|
2019-02-13 17:04:23 -08:00 |
|
Eddie Hung
|
f0f5d8a5cc
|
Merge remote-tracking branch 'origin/read_aiger' into xaig
|
2019-02-13 14:09:36 -08:00 |
|
Eddie Hung
|
87f059adf7
|
Rip out some more stuff
|
2019-02-13 10:44:52 -08:00 |
|
Eddie Hung
|
045f7763ae
|
Rip out unused functions in abc9
|
2019-02-12 16:25:22 -08:00 |
|
Eddie Hung
|
b3341b4abb
|
WIP for ABC with aiger
|
2019-02-12 09:31:22 -08:00 |
|
Eddie Hung
|
c23e3f0751
|
Missing headers for Xcode?
|
2019-02-12 09:24:13 -08:00 |
|