libre-chip/fayalite
3
0
Fork 3
Code Issues 1 Pull requests Projects Releases Packages Wiki Activity Actions 1
fayalite/crates
History
Exact
Jacob Lifshay 26224abe1c
Some checks are pending
/ test (pull_request) Successful in 4m8s
Details
/ test (push) Has started running
Details
sim: properly update all VCD wires when they share simulation state
2026-05-05 21:12:00 -07:00
..
fayalite sim: properly update all VCD wires when they share simulation state 2026-05-05 21:12:00 -07:00
fayalite-proc-macros clean up deps and move missed deps to workspace 2024-09-25 01:22:35 -07:00
fayalite-proc-macros-impl redo #[hdl(sim)] match/let destructuring to support matching values of type Type::SimValue 2026-05-03 23:23:17 -07:00
fayalite-visit-gen format code after switching to edition 2024 2025-08-24 16:35:21 -07:00