fayalite::build::verilog: tell firtool to only preserve values with significant names #79

Merged
programmerjake merged 1 commit from programmerjake/fayalite:firtool-preserve-only-significant-names into master 2026-06-15 01:54:48 +00:00

this makes test_power_isa_add_formal take ~2.5min instead of 7-9min it was taking

this makes `test_power_isa_add_formal` take ~2.5min instead of 7-9min it was taking
programmerjake added 1 commit 2026-06-15 01:49:58 +00:00
fayalite::build::verilog: tell firtool to only preserve values with significant names
All checks were successful
/ test (pull_request) Successful in 4m46s
/ test (push) Successful in 5m17s
bb34aeb7f1
programmerjake scheduled this pull request to auto merge when all checks succeed 2026-06-15 01:50:03 +00:00
programmerjake merged commit bb34aeb7f1 into master 2026-06-15 01:54:48 +00:00
programmerjake deleted branch firtool-preserve-only-significant-names 2026-06-15 01:54:49 +00:00
Sign in to join this conversation.
No reviewers
No labels
No milestone
No project
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: libre-chip/fayalite#79
No description provided.