This website requires JavaScript.
Explore
Help
Register
Sign in
libre-chip
/
fayalite
Watch
3
Star
0
Fork
You've already forked fayalite
3
Code
Issues
1
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
sim: properly update all VCD wires when they share simulation state
#73
Merged
programmerjake
merged 1 commit from
programmerjake/fayalite:fix-sim-for-vcd-wires-sharing-sim-state
into
master
2026-05-06 04:22:21 +00:00
Conversation
0
Commits
1
Files changed
41
+2666
-1621
1 commit
Author
SHA1
Message
Date
Jacob Lifshay
26224abe1c
sim: properly update all VCD wires when they share simulation state
All checks were successful
/ test (pull_request)
Successful in 4m8s
Details
/ test (push)
Successful in 4m42s
Details
2026-05-05 21:12:00 -07:00