sim: properly update all VCD wires when they share simulation state #73

Merged
programmerjake merged 1 commit from programmerjake/fayalite:fix-sim-for-vcd-wires-sharing-sim-state into master 2026-05-06 04:22:21 +00:00
No description provided.
programmerjake added 1 commit 2026-05-06 04:18:08 +00:00
sim: properly update all VCD wires when they share simulation state
All checks were successful
/ test (pull_request) Successful in 4m8s
/ test (push) Successful in 4m42s
26224abe1c
programmerjake scheduled this pull request to auto merge when all checks succeed 2026-05-06 04:18:14 +00:00
programmerjake merged commit 26224abe1c into master 2026-05-06 04:22:21 +00:00
programmerjake deleted branch fix-sim-for-vcd-wires-sharing-sim-state 2026-05-06 04:22:21 +00:00
Sign in to join this conversation.
No reviewers
No labels
No milestone
No project
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: libre-chip/fayalite#73
No description provided.