cesar/fayalite:rocq_hdl
master
If we ever add Verilog files, we can "or" both results, I guess.
Starts with a very simple example, including a proof by induction.