Add Rocq to the installed dependencies.
@cesar wrote in libre-chip/fayalite-deps#1 (comment):
@programmerjake wrote in #1 (comment):
looks good to me, feel free to merge after CI…
programmerjake
deleted branch add-powerisa-v3.1c-pdf from programmerjake/website
2026-01-01 05:14:46 +00:00
add OPF_PowerISA_v3.1C.pdf
add OPF_PowerISA_v3.1C.pdf
programmerjake
created branch add-powerisa-v3.1c-pdf in programmerjake/website
2026-01-01 05:10:59 +00:00
programmerjake
pushed to add-powerisa-v3.1c-pdf at programmerjake/website
2026-01-01 05:10:59 +00:00
programmerjake
pushed to wip-experimental-rust-port at libre-chip/parse_powerisa_pdf
2026-01-01 03:43:49 +00:00
programmerjake
pushed to wip-experimental-rust-port at libre-chip/parse_powerisa_pdf
2025-12-31 06:49:19 +00:00
programmerjake
created branch wip-experimental-rust-port in libre-chip/parse_powerisa_pdf
2025-12-30 15:29:45 +00:00
programmerjake
pushed to wip-experimental-rust-port at libre-chip/parse_powerisa_pdf
2025-12-30 15:29:45 +00:00
Formally define design safety, and prove it for 1-step and 2-step induction
so I'm clear, I approved this PR which I intend to mean that, if you think the current changes are good, feel free to merge them by clicking the "fast-forward" button.
Formally define design safety, and prove it for 1-step and 2-step induction
It'd be nice to add running Rocq to CI, but that can be left for a future PR
implement "Create the next-instruction logic" and "Create a model of the instruction fetch/decode control system"
NLnet 2024-12-324 Create a model of the instruction fetch/decode control system, using procedural implementations of the most complex HDL modules where appropriate.
NLnet 2024-12-324 Create the next-instruction logic