programmerjake
0 followers · 1 following
  • Joined on 2024-07-08
Repositories
4
 Projects Packages Public activity Starred repositories
0688724f03 WIP
b8a97a2326 parse ToUnicode stream
programmerjake created branch wip-experimental-rust-port in libre-chip/parse_powerisa_pdf 2025-12-30 15:29:45 +00:00
d7727289eb parse info from type 1 fonts
9445599850 WIP adding rendering
aba6368948 parse content streams into a list of operators
13dcea1dab add more font structures
e0993fdb4a parsing more of the pdf structure
Compare 8 commits »
programmerjake approved libre-chip/fayalite-deps#1 2025-12-28 22:32:26 +00:00
Add Rocq to the installed dependencies.

looks good to me, feel free to merge after CI passes.

programmerjake commented on pull request libre-chip/fayalite#59 2025-12-24 15:39:24 +00:00
Formally define design safety, and prove it for 1-step and 2-step induction

so I'm clear, I approved this PR which I intend to mean that, if you think the current changes are good, feel free to merge them by clicking the "fast-forward" button.

programmerjake approved libre-chip/fayalite#59 2025-12-23 01:59:30 +00:00
Formally define design safety, and prove it for 1-step and 2-step induction

It'd be nice to add running Rocq to CI, but that can be left for a future PR

programmerjake pushed to master at libre-chip/cpu 2025-12-17 07:55:09 +00:00
3b5104c8fa fix vcd to match test output
2de4a67360 add link to other NLnet task and note lack of optimization
d5a7d9dd9e next_pc works afaict
59da0aec06 WIP fixing bugs
5e1238b5c7 replace tests/next_pc's demo program with a simple expression parser as a better demo
Compare 19 commits »
programmerjake deleted branch next-pc from programmerjake/cpu 2025-12-17 07:55:09 +00:00
programmerjake merged pull request libre-chip/cpu#5 2025-12-17 07:55:08 +00:00
implement "Create the next-instruction logic" and "Create a model of the instruction fetch/decode control system"
programmerjake closed issue libre-chip/grant-tracking#13 2025-12-17 07:55:08 +00:00
NLnet 2024-12-324 Create a model of the instruction fetch/decode control system, using procedural implementations of the most complex HDL modules where appropriate.
programmerjake closed issue libre-chip/grant-tracking#10 2025-12-17 07:55:08 +00:00
NLnet 2024-12-324 Create the next-instruction logic
programmerjake pushed to next-pc at programmerjake/cpu 2025-12-17 07:26:18 +00:00
3b5104c8fa fix vcd to match test output
programmerjake pushed to next-pc at programmerjake/cpu 2025-12-17 07:10:57 +00:00
2de4a67360 add link to other NLnet task and note lack of optimization
programmerjake pushed to next-pc at programmerjake/cpu 2025-12-17 07:07:01 +00:00
d5a7d9dd9e next_pc works afaict
programmerjake pushed to next-pc at programmerjake/cpu 2025-12-16 10:32:32 +00:00
59da0aec06 WIP fixing bugs
programmerjake pushed to next-pc at programmerjake/cpu 2025-12-16 05:41:35 +00:00
5e1238b5c7 replace tests/next_pc's demo program with a simple expression parser as a better demo
programmerjake pushed to next-pc at programmerjake/cpu 2025-12-15 11:01:12 +00:00
bc9a3a5ce7 add missing copyright header and check-copyright.sh support for .mermaid
programmerjake created pull request libre-chip/cpu#5 2025-12-15 10:53:18 +00:00
WIP: implement "Create the next-instruction logic" and "Create a model of the instruction fetch/decode control system"
programmerjake pushed to next-pc at programmerjake/cpu 2025-12-15 10:48:52 +00:00
d42f010cda WIP fixing bugs
84e4fde512 fix queueing errors
8ab63f3c6a update fayalite
Compare 3 commits »