3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-15 05:15:45 +00:00
yosys/tests/liberty
2026-05-19 14:26:07 +02:00
..
foundry_data
.gitignore Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
busdef.lib
busdef.lib.filtered.ok
busdef.lib.verilogsim.ok
dff.lib
dff.lib.filtered.ok
dff.lib.verilogsim.ok
dff.log.ok
generate_mk.py
idranges.lib
idranges.lib.filtered.ok
idranges.lib.verilogsim.ok
issue3498_bad.lib
issue3498_bad.lib.filtered.ok
issue3498_bad.lib.verilogsim.ok Extend liberty tests 2024-08-13 18:47:36 +02:00
libcache.ys
non-ascii.lib
non-ascii.lib.filtered.ok
non-ascii.lib.verilogsim.ok
normal.lib
normal.lib.filtered.ok
normal.lib.verilogsim.ok
normal.verilogsim.ok
options_test.ys
processdefs.lib
processdefs.lib.filtered.ok
processdefs.lib.verilogsim.ok
read_liberty.ys
retention.lib
retention.lib.filtered.ok
retention.lib.verilogsim.ok
semicolextra.lib
semicolextra.lib.filtered.ok
semicolextra.lib.verilogsim.ok
semicolmissing.lib
semicolmissing.lib.filtered.ok
semicolmissing.lib.verilogsim.ok
small.v
unquoted.lib
unquoted.lib.filtered.ok
unquoted.lib.verilogsim.ok
XNOR2X1.lib
XNOR2X1.lib.filtered.ok
XNOR2X1.lib.verilogsim.ok