mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-20 07:36:39 +00:00
liberty: Test non-ascii characters
This commit is contained in:
parent
ce74404890
commit
c555add231
14
tests/liberty/non-ascii.lib
Normal file
14
tests/liberty/non-ascii.lib
Normal file
|
@ -0,0 +1,14 @@
|
|||
// The parser used to choke on the copyright symbol even in comments
|
||||
// © ® ø Φ
|
||||
library(dummy) {
|
||||
cell(buffer) {
|
||||
area : 1 ;
|
||||
pin(A) {
|
||||
direction : input ;
|
||||
}
|
||||
pin(Y) {
|
||||
direction : output ;
|
||||
function : "A" ;
|
||||
}
|
||||
}
|
||||
}
|
12
tests/liberty/non-ascii.lib.filtered.ok
Normal file
12
tests/liberty/non-ascii.lib.filtered.ok
Normal file
|
@ -0,0 +1,12 @@
|
|||
library(dummy) {
|
||||
cell(buffer) {
|
||||
area : 1 ;
|
||||
pin(A) {
|
||||
direction : input ;
|
||||
}
|
||||
pin(Y) {
|
||||
direction : output ;
|
||||
function : "A" ;
|
||||
}
|
||||
}
|
||||
}
|
5
tests/liberty/non-ascii.lib.verilogsim.ok
Normal file
5
tests/liberty/non-ascii.lib.verilogsim.ok
Normal file
|
@ -0,0 +1,5 @@
|
|||
module buffer (A, Y);
|
||||
input A;
|
||||
output Y;
|
||||
assign Y = A; // "A"
|
||||
endmodule
|
Loading…
Reference in a new issue