mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-04 05:11:22 +00:00
7 lines
225 B
Markdown
7 lines
225 B
Markdown
# Verific Test Cases
|
|
|
|
## Disabled
|
|
|
|
- `bounds`: relies on using Verific's VHDL frontend
|
|
- `memory_semantics`: relies on initial values being retained, which we do not want
|
|
- `rom_case`: relies on using Verific's VHDL frontend
|