mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-02 12:21:23 +00:00
225 B
225 B
Verific Test Cases
Disabled
bounds
: relies on using Verific's VHDL frontendmemory_semantics
: relies on initial values being retained, which we do not wantrom_case
: relies on using Verific's VHDL frontend