mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-13 02:34:44 +00:00
Code Activity
yosys/tests/verific
History
Akash Levy 53ed83fcac Rename verific to import in tests and update README explanation
2025-01-16 19:34:02 -08:00
..
.gitignore Add test example 2023-02-27 09:24:04 +01:00
blackbox.ys verific->import fix for new test case 2024-12-02 20:07:07 -05:00
blackbox_empty.ys Rename verific to import in tests and update README explanation 2025-01-16 19:34:02 -08:00
blackbox_ql.ys Rename verific to import in tests and update README explanation 2025-01-16 19:34:02 -08:00
bounds.sv bound attributes: handle vhdl null ranges 2024-12-12 11:42:39 +01:00
bounds.vhd bound attributes: handle vhdl null ranges 2024-12-12 11:42:39 +01:00
bounds.ys.DISABLED Merge remote-tracking branch 'upstream/main' 2024-12-12 22:49:19 -08:00
case.sv Add test example 2023-02-27 09:24:04 +01:00
case.ys Fixups 2024-09-23 04:25:10 -07:00
clocking.ys Clocking works with -formal flag 2024-09-22 08:01:16 -07:00
enum_values.sv verific: Fix enum_values support and signed attribute values 2023-03-15 09:51:36 +01:00
enum_values.ys verific: Fix enum_values support and signed attribute values 2023-03-15 09:51:36 +01:00
memory_semantics.ys.DISABLED Standardize convention, add back test, update README 2024-09-23 06:06:43 -07:00
range_case.sv Added ranged case check 2023-02-27 09:24:04 +01:00
range_case.ys Standardize convention, add back test, update README 2024-09-23 06:06:43 -07:00
README.md Rename verific to import in tests and update README explanation 2025-01-16 19:34:02 -08:00
rom_case.ys.DISABLED Standardize convention, add back test, update README 2024-09-23 06:06:43 -07:00
run-test.sh test: restore verific handling, nicer naming 2024-12-13 10:24:47 +01:00
setenv.flist add setenv pass 2024-12-06 11:25:43 +01:00
setenv.ys Rename verific to import in tests and update README explanation 2025-01-16 19:34:02 -08:00

README.md

Verific Test Cases

Disabled

  • bounds: relies on using Verific's VHDL frontend
  • memory_semantics: relies on initial values being retained, which we do not want
  • rom_case: relies on using Verific's VHDL frontend