mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-30 19:22:31 +00:00 
			
		
		
		
	| Fifo code based on SBY quick start. Instead of showing the full design we are (currently) focusing on a single output (rdata), using `%ci*` to get the subcircuit it relies on. | ||
|---|---|---|
| .. | ||
| fifo.out | ||
| fifo.v | ||
| fifo.ys | ||
| Makefile | ||