mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 09:34:09 +00:00
Fifo code based on SBY quick start. Instead of showing the full design we are (currently) focusing on a single output (rdata), using `%ci*` to get the subcircuit it relies on. |
||
---|---|---|
.. | ||
source | ||
util | ||
.gitignore | ||
Makefile |