8276 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Eddie Hung	379f33af54	Handle $shift and Y_WIDTH > 1 as per @cliffordwolf	2019-08-22 08:22:23 -07:00
Eddie Hung	9e31f01b34	Add cover()	2019-08-22 08:06:24 -07:00
Eddie Hung	d0ffe7544c	Canonical form	2019-08-22 08:05:01 -07:00
Clifford Wolf	34a7c0209d	Merge pull request #1316 from YosysHQ/eddie/fix_mem2reg ... mem2reg to preserve user attributes and src	2019-08-22 10:24:42 +02:00
Eddie Hung	bb1a8a0190	Add test	2019-08-21 21:58:20 -07:00
Eddie Hung	d3a212ff91	opt_expr to trim A port of $shiftx if Y_WIDTH == 1	2019-08-21 21:53:55 -07:00
Eddie Hung	7d02d17b16	Reuse var	2019-08-21 19:18:40 -07:00
Eddie Hung	5c8344363f	Revert "Trim shiftx_width when upper bits are 1'bx" ... This reverts commit 7e7965ca7b.	2019-08-21 19:18:27 -07:00
Eddie Hung	c7859531c2	opt_expr to trim A port of $shiftx if Y_WIDTH == 1	2019-08-21 19:18:05 -07:00
Eddie Hung	7e7965ca7b	Trim shiftx_width when upper bits are 1'bx	2019-08-21 18:43:17 -07:00
Eddie Hung	ed7be3e6b6	Add comment	2019-08-21 17:36:38 -07:00
Eddie Hung	15188033da	Add variable length support to xilinx_srl	2019-08-21 17:34:40 -07:00
Eddie Hung	6d76ae4c65	Rename pattern to fixed	2019-08-21 15:46:58 -07:00
Eddie Hung	b0a3b430bf	attribute -> attr	2019-08-21 15:44:07 -07:00
Eddie Hung	61b4d7ae13	Use Cell::has_keep_attribute()	2019-08-21 15:41:46 -07:00
Eddie Hung	edec73fec1	abc9 to perform new 'map_ffs' before 'map_luts'	2019-08-21 15:37:55 -07:00
Eddie Hung	6fa9e03e4c	xilinx_srl to support FDRE and FDRE_1	2019-08-21 15:35:29 -07:00
Eddie Hung	3c8e8521a6	Fix polarity of EN_POL	2019-08-21 14:42:11 -07:00
whitequark	841903582f	Merge pull request #1315 from mmicko/fix_dependencies ... Fix test_pmgen deps	2019-08-21 21:40:31 +00:00
Eddie Hung	a980f0d4be	Add CLKPOL == 0	2019-08-21 14:35:40 -07:00
Eddie Hung	1c7d721558	Reject if not minlen from inside pattern matcher	2019-08-21 14:26:24 -07:00
Eddie Hung	cab2bd083e	Get wire via SigBit	2019-08-21 13:47:47 -07:00
Eddie Hung	52fea5b658	Respect \keep on cells or wires	2019-08-21 13:42:03 -07:00
Eddie Hung	b808123e71	Merge branch 'eddie/fix_mem2reg' into eddie/xilinx_srl	2019-08-21 13:37:45 -07:00
Eddie Hung	a6776ee35e	mem2reg to preserve user attributes and src	2019-08-21 13:36:01 -07:00
Eddie Hung	5ce0c31d0e	Add init support	2019-08-21 13:05:10 -07:00
Eddie Hung	df53fe12e7	Fix spacing	2019-08-21 12:54:11 -07:00
Eddie Hung	0250712486	Initial progress on xilinx_srl	2019-08-21 12:50:49 -07:00
SergeyDegtyar	d945b8a357	Fix all comments from PR	2019-08-21 21:52:07 +03:00
Eddie Hung	c7af71ecde	Use semicolon	2019-08-21 11:47:17 -07:00
Eddie Hung	5d0f6cbd54	techmap before read	2019-08-21 11:47:06 -07:00
Eddie Hung	d4d692989a	Merge remote-tracking branch 'origin/master' into xaig_arrival	2019-08-21 11:39:20 -07:00
Eddie Hung	8f69be9cc7	Merge remote-tracking branch 'origin/master' into xaig_arrival	2019-08-21 11:39:14 -07:00
Eddie Hung	399ac760ff	Output "h" extension only if boxes	2019-08-21 11:31:18 -07:00
Eddie Hung	8f0c1232d7	Revert "Fix omode which inserts an output if none exists (otherwise abc9 breaks)" ... This reverts commit 8182cb9d91.	2019-08-21 11:29:40 -07:00
Eddie Hung	584c680691	Add abc_arrival to SRL*	2019-08-21 11:27:42 -07:00
Miodrag Milanovic	948b6f91a1	Fix test_pmgen deps	2019-08-21 17:00:24 +02:00
Clifford Wolf	7d8db1c053	Merge pull request #1314 from YosysHQ/eddie/fix_techmap ... techmap -max_iter to apply to each module individually	2019-08-21 09:12:56 +02:00
SergeyDegtyar	b835ec37cb	Add temp directory	2019-08-21 07:53:34 +03:00
Eddie Hung	8182cb9d91	Fix omode which inserts an output if none exists (otherwise abc9 breaks)	2019-08-20 21:30:16 -07:00
Eddie Hung	4d123b7638	Revert "Only xaig if GetSize(output_bits) > 0" ... This reverts commit 7b646101e9.	2019-08-20 21:22:38 -07:00
Eddie Hung	7b646101e9	Only xaig if GetSize(output_bits) > 0	2019-08-20 20:57:13 -07:00
Eddie Hung	076af2e617	Missing newline	2019-08-20 20:37:52 -07:00
Eddie Hung	4cc74346f1	Fix compile error	2019-08-20 20:27:05 -07:00
Eddie Hung	9b9d759451	Fix copy-paste typo	2019-08-20 20:18:51 -07:00
Eddie Hung	b7a48e3e0f	Merge remote-tracking branch 'origin/master' into xc7dsp	2019-08-20 20:18:17 -07:00
Eddie Hung	64d62710de	Oops	2019-08-20 20:07:38 -07:00
Eddie Hung	affe9c9c1a	Merge branch 'eddie/fix_techmap' into xaig_arrival	2019-08-20 20:06:47 -07:00
Eddie Hung	fe61dcce8b	Grammar	2019-08-20 20:05:51 -07:00
Eddie Hung	fce8dc7db2	Add test	2019-08-20 20:05:16 -07:00