3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00

Add cover()

This commit is contained in:
Eddie Hung 2019-08-22 08:06:24 -07:00
parent d0ffe7544c
commit 9e31f01b34

View file

@ -754,6 +754,7 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
}
if (width < GetSize(sig_a)) {
cover("opt.opt_expr.trim_shiftx");
sig_a.remove(width, GetSize(sig_a)-width);
cell->setPort(ID::A, sig_a);
cell->setParam(ID(A_WIDTH), width);