| 
								
								
									 Eddie Hung | b66c99ece0 | Merge pull request #1355 from YosysHQ/eddie/peepopt_dffmuxext peepopt_dffmux -- bit optimisations for word level $dff + (enable/reset) $mux cells | 2019-09-18 12:40:08 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 14d72c39c3 | Revert "Make one check $shift(x)? only; change testcase to be 8b" This reverts commit e2c2d784c8. | 2019-09-13 16:33:18 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 3a49aa6b4a | Tidy up | 2019-09-11 14:20:49 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 817ac7c5e0 | Fix UB | 2019-09-11 14:18:02 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | bdb5e0f29c | Cope with presence of reset muxes too | 2019-09-11 13:36:37 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 4937917cd8 | Cleanup | 2019-09-11 13:22:52 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | bbef0d2ac8 | Only display log message if did_something | 2019-09-11 12:29:26 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | edf90afd20 | Rename dffmuxext -> dffmux, also remove constants in dff+mux | 2019-09-11 00:56:38 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | be0eaf3a9a | Fix misspelling | 2019-09-09 16:46:33 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | e2c2d784c8 | Make one check $shift(x)? only; change testcase to be 8b | 2019-09-06 22:48:23 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 433b0c677c | Remove log_cell() calls | 2019-09-04 13:42:44 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 2b86055848 | Add peepopt_dffmuxext | 2019-09-04 12:35:15 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 4aa505d1b2 | Merge pull request #1344 from YosysHQ/eddie/ice40_signed_macc ice40_dsp to allow signed multipliers | 2019-09-01 10:11:33 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 17b77fd411 | Missing dep for test_pmgen | 2019-08-30 14:01:07 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | c1459bc748 | Do not restrict multiplier to unsigned | 2019-08-30 12:22:14 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 4eb5847dbd | Cleanup | 2019-08-28 18:10:33 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 0af64df10c | Account for D port being a constant | 2019-08-28 15:32:38 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 52c4655de3 | No need to replace Q of slice since $shiftx is autoremove-d | 2019-08-28 11:06:11 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 11e3eb1009 | More cleanup | 2019-08-28 10:19:35 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 86b538bd02 | More cleanup | 2019-08-28 10:11:09 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | c4d1bd988b | Do not use default_params dict, hardcode default values, cleanup | 2019-08-28 10:06:40 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | c3e9627afe | Always generate if no match | 2019-08-28 09:54:56 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 0ebe2c9831 | Rename test_pmgen arg xilinx_srl.{fixed,variable} | 2019-08-28 09:27:03 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 9172d4a674 | Missing close bracket | 2019-08-26 21:02:52 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 54422c5bb4 | Remove leftover header | 2019-08-26 17:51:13 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | e95fb24574 | Improve xilinx_srl.fixed generate, add .variable generate | 2019-08-26 17:49:08 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 45c34c87ee | Account for maxsubcnt overflowing | 2019-08-26 17:48:54 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | b32d6bf403 | Add xilinx_srl_pm.variable to test_pmgen | 2019-08-26 17:44:57 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | e574edc3e9 | Populate generate for xilinx_srl.fixed pattern | 2019-08-26 14:21:17 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | cf9e017127 | Add xilinx_srl_fixed, fix typos | 2019-08-26 14:20:06 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 7911143827 | Create new $__XILINX_SHREG_ cell for variable length too | 2019-08-23 18:15:49 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | a048fc93e8 | Do not allow Q of last cell of variable length SRL to be (* keep *) | 2019-08-23 18:15:24 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | ee9f6e6243 | Also add first.Q to chain_bits since variable length | 2019-08-23 18:14:06 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 70ce3d0670 | Do not enforce !EN_POLARITY on $dffe | 2019-08-23 18:11:28 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 188b49378a | Create new cell for fixed length SRL | 2019-08-23 17:25:30 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | e081303ee8 | Cleanup FDRE matching | 2019-08-23 17:23:52 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 54488cfb82 | Oops don't need a finally block | 2019-08-23 16:39:37 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 83e2d87fb8 | Keep track of bits in variable length chain, to check for taps | 2019-08-23 16:21:10 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | f2d4814284 | Don't forget $dff has no EN | 2019-08-23 16:14:57 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 2217d926a9 | Same for variable length | 2019-08-23 16:13:16 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | b1caf7be5e | Filter on en_port for fixed length | 2019-08-23 16:09:46 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 513af10d77 | Check clock is consistent | 2019-08-23 15:18:26 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | c762618783 | Fix last_cell.D | 2019-08-23 15:08:49 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | ca5de78e76 | Revert "Add a unique argument to pmgen's nusers()" This reverts commit 1d88887cfd. | 2019-08-23 15:04:00 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | e85e6e8d45 | Revert "Fix polarity" This reverts commit 9cd23cf0fe. | 2019-08-23 15:03:42 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 9cd23cf0fe | Fix polarity | 2019-08-23 14:49:34 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | c2757613b6 | Check for non unique nusers/fanouts | 2019-08-23 14:32:36 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 1d88887cfd | Add a unique argument to pmgen's nusers() | 2019-08-23 14:32:17 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 8ecfd55d5a | Update doc | 2019-08-23 14:16:41 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 3d7f4aa0c8 | Remove (* init *) entry when consumed into SRL | 2019-08-23 13:56:01 -07:00 |  |