3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00

Missing close bracket

This commit is contained in:
Eddie Hung 2019-08-26 21:02:52 -07:00
parent 6b5e65919a
commit 9172d4a674

View file

@ -213,7 +213,7 @@ struct XilinxSrlPass : public Pass {
log("\n");
log(" -variable\n");
log(" infer variable-length shift registers (i.e. fixed-length shifts where\n");
log(" each element also fans-out to a $shiftx cell.\n");
log(" each element also fans-out to a $shiftx cell).\n");
log("\n");
}