3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-06 20:56:26 +00:00
Commit graph

1 commit

Author SHA1 Message Date
Emil J. Tywoniak
ab112b9b6b rtlil: enable single-bit vector wires 2025-05-06 12:50:44 +02:00