mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-10 01:41:59 +00:00
Code Activity
15995 commits 123 branches 59 tags 62 MiB
Commit graph

4 commits

Author SHA1 Message Date
Robert O'Callahan
7f550468ea Update RTLIL text representation docs 2025-09-30 21:39:19 +00:00
George Rennie
8148ebd1ad docs: document that assigns must come before switches in case rules 2024-11-21 22:41:13 +01:00
Krystine Sherwin
e40134c856
Docs: Update for properties 
Add properties page, move cell_gate and cell_word under a singular cell_index along with properties.  Fix links accordingly.

Also drop x-aware and x-output todos since they are resolved.
 2024-10-15 07:35:41 +13:00
Krystine Sherwin
46580cebb3
Docs: Move rtlil_text (back) to appendix 2024-10-15 07:34:52 +13:00
Renamed from docs/source/yosys_internals/formats/rtlil_text.rst (Browse further)