3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-10 08:01:14 +00:00
Commit graph

1643 commits

Author SHA1 Message Date
Emil J. Tywoniak
8db1082dd2 Fix twines 2026-07-20 15:01:30 +02:00
Emil J. Tywoniak
5d4997c6a2 techmap: fix twines 2026-07-20 13:57:10 +02:00
Emil J. Tywoniak
f5980f3f01 abc9_ops: fix twines 2026-07-20 13:57:10 +02:00
Emil J. Tywoniak
a6eeb7c1f4 WIP migration to twine 2026-07-20 13:57:10 +02:00
Emil J. Tywoniak
39df31571e techmap: efficient twines 2026-07-20 13:57:10 +02:00
Emil J. Tywoniak
92b16718c9 twine: fix replayability, reduce TwineSearch usage 2026-07-20 13:57:10 +02:00
Emil J. Tywoniak
78196fc6df techmap: fix twine reintern 2026-07-20 12:27:18 +02:00
Emil J. Tywoniak
65f35a88eb WIP migration to twine 2026-07-20 12:27:18 +02:00
Emil J. Tywoniak
6a05403060 WIP migration to twine 2026-07-20 12:27:18 +02:00
Emil J. Tywoniak
6d89534418 prevent IdString construction when looking up module from instance type 2026-07-20 12:27:17 +02:00
Emil J. Tywoniak
a5248849d9 WIP 2026-07-20 12:27:17 +02:00
Emil J. Tywoniak
b01a3694f0 WIP 2026-07-20 12:27:17 +02:00
Emil J. Tywoniak
77ad54139e WIP 2026-07-20 12:27:17 +02:00
Emil J. Tywoniak
e952044215 WIP 2026-07-20 12:27:17 +02:00
Emil J. Tywoniak
7422b71802 WIP 2026-07-20 12:27:17 +02:00
Emil J. Tywoniak
1210d8e117 WIP 2026-07-20 12:27:02 +02:00
Emil J. Tywoniak
10436f31cd WIP 2026-07-20 12:27:02 +02:00
Emil J. Tywoniak
f508244f36 rtlil: fix masquerade 2026-07-20 12:26:39 +02:00
Emil J. Tywoniak
a1d13b821e rtlil: set Module::design before name at all construction sites 2026-07-20 12:26:39 +02:00
Emil J. Tywoniak
3da81b2e9d rtlil: Module::clone attaches to source design; callers use clone(dst) 2026-07-20 12:26:39 +02:00
Emil J. Tywoniak
d7f88dd3a0 rtlil: evacuate src_id_ from AttrObject to per-Design meta vector 2026-07-20 12:26:39 +02:00
Emil J. Tywoniak
f017bb8a93 twine 2026-07-20 12:26:39 +02:00
Emil J. Tywoniak
fd67ce2b80 WIP 2026-07-17 23:48:54 +02:00
Emil J. Tywoniak
b0e9dab15a Revert "techmap: call hierarchy on map files to determine port directions"
This reverts commit eabbf6d22527f386811c7b507f74f887a258b397.
2026-07-17 23:33:02 +02:00
Emil J. Tywoniak
e82e1aeaad techmap: call hierarchy on map files to determine port directions 2026-07-17 23:33:02 +02:00
Emil J. Tywoniak
b3baa75528 signorm: disable passes that use rewrite_sigspecs 2026-07-17 23:33:02 +02:00
Emil J. Tywoniak
cd9b1191f2 signorm: disable in passes that use swap_names 2026-07-17 23:32:34 +02:00
Emil J. Tywoniak
8457802dda techmap: disable signorm more 2026-07-17 23:32:34 +02:00
Emil J. Tywoniak
80f2c38a3e techmap: disable signorm 2026-07-17 23:32:34 +02:00
Jannis Harder
b84beb598f WIP half broken snapshot 2026-07-17 23:32:20 +02:00
nella
68aaa34975 Reformat scl cache. 2026-07-10 14:51:58 +02:00
nella
b678c238e4 Include build datetime in scl cache hash. 2026-07-10 12:44:34 +02:00
Lofty
75286287c6
Merge pull request #5973 from YosysHQ/lofty/abc-refactor-7
Move rename logic to abc_ops_reintegrate
2026-07-09 08:46:46 +00:00
Miodrag Milanovic
a689342207 Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
Miodrag Milanovic
48a3dcc02a End of file fix 2026-06-23 07:23:41 +02:00
Lofty
091d2a7814 Move rename logic to abc_ops_reintegrate 2026-06-19 10:46:47 +01:00
nella
a5bdb29d7f Recognise asynchronous set/reset. 2026-06-15 15:44:50 +02:00
nella
05805e8b93
Merge pull request #5900 from YosysHQ/nella/arith_tree_improvements
arith_tree improvements
2026-06-12 14:23:10 +00:00
nella
135c2a4113 Get rid of normalize_to_width. 2026-06-11 01:12:35 +02:00
nella
c47ed4bc31 Fix help. 2026-06-08 13:47:56 +02:00
nella
3c6900a570 Depth-schedule finar adder. 2026-06-08 13:47:56 +02:00
nella
f8d2252735 Use ripple as default final adder, gate fma. 2026-06-08 13:47:56 +02:00
nella
d40431f249 Remove black boxes for now. 2026-06-08 13:29:05 +02:00
nella
5e4e5a1d40 Arith tree - parallel prefix. 2026-06-08 13:29:05 +02:00
nella
862e9fc54e Remove elarith-fast for now. 2026-06-08 13:29:05 +02:00
nella
25eb394ad0 Collapse signed*signed or combined nodes via BW. 2026-06-08 13:29:05 +02:00
nella
bc07c6b1b0 Improve arith_tree: FMA add, elarith WIP. 2026-06-08 13:29:05 +02:00
Lofty
0e32ad7eed move abc9_ops -reintegrate into its own pass 2026-06-08 11:03:17 +01:00
Catherine
a727e7f6e7 Migrate build system to CMake
See #5895 for details.

This commit does not include CI or documentation changes.
2026-06-03 08:58:10 +00:00
Miodrag Milanovic
75dcbe03c6 Convert RTLIL::unescape_id of IdString to unescape() 2026-05-16 19:49:45 +02:00