3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-14 04:48:46 +00:00
Commit graph

2 commits

Author SHA1 Message Date
Miodrag Milanovic 6e4c1675e7 Generate TRELLIS_DPR16X4 for lutram 2023-04-06 09:10:14 +02:00
Marcelina Kościelnicka 2dcb0797f0 machxo2: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00