3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 12:28:44 +00:00
yosys/techlibs/machxo2/lutrams.txt
2022-05-18 17:32:56 +02:00

13 lines
143 B
Plaintext

ram distributed $__DPR16X4C_ {
abits 4;
width 4;
cost 4;
init no_undef;
prune_rom;
port sw "W" {
clock posedge;
}
port ar "R" {
}
}