This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-05-23 02:19:47 +00:00
Code
Activity
16907
commits
146
branches
67
tags
55
MiB
6b5cd74d7e
Commit graph
1 commit
Author
SHA1
Message
Date
abhinavputhran
314d01b35f
changed rtlil to verilog. setundef_selection_ff stays rtlil because we use specific cell names if write in verilog yosys assign name that can change
2026-03-08 20:14:03 -04:00