| 
								
								
									 Siesh1oo | 6698d67d24 | - kernel/driver.cc: need to #include <cerrno> or errno.h for errno. | 2014-03-10 14:36:12 +01:00 |  | 
				
					
						| 
								
								
									 Siesh1oo | 8111938e96 | - kernel/log.h: add rusage()-based fallback for systems without clock_gettime(). | 2014-03-10 14:36:07 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 78c64a6401 | Fixed a typo in RTLIL::Module::addReduce... | 2014-03-10 12:07:26 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fdef064b1d | Added RTLIL::Module::add... helper methods | 2014-03-10 03:02:27 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 97710ffad5 | Fixed use of frozen literals in SatGen | 2014-03-06 13:08:44 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a1bfde8c5e | Strictly zero-extend unsigned A-inputs of shift operations | 2014-03-06 11:53:37 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9e99984336 | Fixed const folding of $bu0 cells | 2014-02-27 04:09:32 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | aaaa604853 | Added support for $bu0 to SatGen | 2014-02-26 21:31:34 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | dab1612f81 | Added support for Minisat::SimpSolver + ezSAT frezze() API | 2014-02-23 01:35:59 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | b76528d8a5 | Fixed small memory leak in Pass::call() | 2014-02-23 01:28:29 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 483c99fe46 | Added "design -push" and "design -pop" | 2014-02-20 23:28:59 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 8f9c707a4c | Improved checking of internal cell conventions | 2014-02-08 19:13:49 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | d85a6bf5d3 | Added $slice and $concat to CellTypes list | 2014-02-07 19:50:44 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fc3b3c4ec3 | Added $slice and $concat cell types | 2014-02-07 17:44:57 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a1ac710ab8 | Stronger checking of internal cells | 2014-02-07 17:39:35 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a51a3fa2d2 | Added echo command | 2014-02-07 14:17:00 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fa295a4528 | Added generic RTLIL::SigSpec::parse_sel() with support for selection variables | 2014-02-06 19:22:46 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1c6dea3a0d | Added support for #-comments in same line as command | 2014-02-06 14:26:39 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 19029f377b | Added support for backslash continuation in script files | 2014-02-06 01:28:33 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | d267bcde4e | Fixed bug in sequential sat proofs and improved handling of asserts | 2014-02-04 12:46:16 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a6750b3753 | Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem) | 2014-02-03 13:01:45 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f9c4d33909 | Added RTLIL::SigSpec::to_single_sigbit() | 2014-02-02 21:35:26 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 672229eda5 | Added yosys -H for command list | 2014-01-30 12:32:59 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 96084e9864 | Added -h command line option | 2014-01-29 11:10:39 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c36bac0e10 | Added $assert support to satgen | 2014-01-19 15:37:56 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1e67099b77 | Added $assert cell | 2014-01-19 14:03:40 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 548d5aafa4 | Some improvements in log_dump_val_worker() templates | 2014-01-17 23:14:17 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 651ce67d97 | Added select -assert-none and -assert-any | 2014-01-17 16:34:50 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7354a1718e | Fixed SAT and ConstEval undef handling for $pmux and $safe_pmux | 2014-01-03 17:30:50 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | eec2cd1e78 | Added RTLIL::SigSpec::optimized() API | 2014-01-03 02:43:31 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fb2bf934dc | Added correct handling of $memwr priority | 2014-01-03 00:22:17 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1f80557ade | Added SAT undef model for $pmux and $safe_pmux | 2014-01-02 19:58:59 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 249ef8695a | Major rewrite of "freduce" command | 2014-01-02 16:52:33 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 15acf593e7 | Added additional checks for A_SIGNED == B_SIGNED for cells with that constraint | 2013-12-31 14:54:06 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | bf607df6d5 | Fixed undef extend for bitwise binary ops (bugs in simplemap and satgen) | 2013-12-29 17:39:49 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c69c416d28 | Added $bu0 cell (for easy correct $eq/$ne mapping) | 2013-12-28 12:02:14 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 122b3c067b | Fixed sat handling of $eqx and $nex with unequal port widths | 2013-12-27 18:11:05 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 0f5ab7649e | Small cleanup in SatGen | 2013-12-27 15:18:14 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ebf9abfeb6 | Fixed sat handling of $eqx and $nex cells | 2013-12-27 14:32:42 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 369bf81a70 | Added support for non-const === and !== (for miter circuits) | 2013-12-27 14:20:15 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ecc30255ba | Added proper === and !== support in constant expressions | 2013-12-27 13:50:08 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2ee3ac4ba3 | Added log_dump() API | 2013-12-20 12:11:58 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 8a815ac741 | Added "sat" undef support and "sat -set-init" options | 2013-12-07 17:28:51 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ccf083e5b0 | Fixed uninitialized const flags bug | 2013-12-07 16:56:34 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 5d83904746 | Fixes and improvements in RTLIL::SigSpec::parse | 2013-12-07 11:57:29 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f4b46ed31e | Replaced signed_parameters API with CONST_FLAG_SIGNED | 2013-12-04 14:24:44 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 93a70959f3 | Replaced RTLIL::Const::str with generic decoder method | 2013-12-04 14:14:05 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a66ca0472a | Added Pass:call_newsel API | 2013-12-02 12:17:04 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 905eac04f1 | Added "history" command | 2013-12-02 11:29:39 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1b3a60976d | Using RTLIL::id2cstr for prompt printing | 2013-11-29 11:55:18 +01:00 |  |