mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-22 00:30:27 +00:00
Code Activity
16746 commits 138 branches 68 tags 64 MiB
Commit graph

1 commit

Author SHA1 Message Date
Udi Finkelstein
80d9d15f1c reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files 2018-06-05 18:00:06 +03:00