mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 18:45:34 +00:00
reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files
This commit is contained in:
parent
2b9c75f8e3
commit
80d9d15f1c
2 changed files with 1 additions and 0 deletions
1
tests/various/reg_wire_error.ys
Normal file
1
tests/various/reg_wire_error.ys
Normal file
|
@ -0,0 +1 @@
|
|||
read_verilog -sv reg_wire_error.sv
|
Loading…
Add table
Add a link
Reference in a new issue